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ABSTRACT
IMPACT OF PROMINENT SYNCHROPHASOR ESTIMATION ALGORITHMS
ON POWER SYSTEM STABILITY ASSESSMENT
The electricity network is a critical infrastructure and its reliability is of paramount
importance for the functionality of many critical systems in the modern society.
Power system stability is one of the imperative aspects that impacts the reliability of
electrical networks, hence power system stability needs to be observed in real-time for
secure and reliable operation of the power grids. Conventionally, supervisory con-
trol and data acquisition (SCADA) based wide-area monitoring systems (WAMS)
have been used for this purpose, however, they are predominantly designed to de-
tect static changes in steady-state stability. In contrast, modern wide-area power
networks pose significant challenges such as presence of power electronic switching
loads and inductive motor loads, asynchronous distributed generation and dynamic
fluctuations in demand and supply. Synchrophasor based WAMS is the next genera-
tion WAMS technology and offers great advantages over traditional SCADA systems
such as precise time synchronisation, universally accepted standardisation and ex-
tremely fast and robust phasor estimation. A strategically placed network of phasor
measurement units (PMUs) enables full visibility of the entire power network. Time
synchronised PMU data can then be transferred to a phasor data centre (PDC)
using efficient communication algorithms where multi facet analysis, including real-
time stability assessment, could be performed. Despite significant benefits of the
synchrophasor technology, several factors have hindered the widespread adoption of
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the synchrophasor technology. This research addresses such contemporary issues.
The first phase of this research details an empirical study of existing synchropha-
sor estimation algorithms (SEAs) and considers the need for a benchmark in terms of
robustness. Synchrophasor research is heavily populated with studies presenting di-
verse SEAs. Interestingly, not many studies have attempted to develop a robust SEA
based on the mathematical technique proposed in the original Institute of Electrical
and Electronics Engineers (IEEE) standardisation (i.e. IEEE std. C37.118.1-2011),
the quadrature demodulation (QD) technique. Therefore, a verifiable benchmark al-
gorithm is not currently available. This research presents comprehensive synchropha-
sor estimation models developed based on the QD technique and is then presented as
the benchmark SEA. Proposed models are tested against all compliance requirements
stipulated in the latest IEEE standardisation. Furthermore, a detailed comparison
of prominent synchrophasor models is conducted against the proposed benchmark
models, to understand the impact of the SEAs on the overall phasor estimation.
Results establish a clear link between the accuracy/latency of the phasor estimation
and the accompanying synchrophasor algorithm.
The second phase of this research involves testing and comparison of synchropha-
sor models on hardware platforms. Even though development of SEA has been a
prominent research area, only a few of these studies have been verified and validated
with field tested results. This is a significant barrier to the advent of improved SEAs
beyond academic literature, especially in industrial applications. A laboratory scale,
hardware based synchrophasor test platform is proposed where any synchrophasor
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algorithm can be tested for any test condition or fault signal. Key highlights of this
section include; global position system (GPS) time synchronisation of synchropha-
sors and a sinusoidal pulse width modulation (SPWM) technique based scalable input
system capable of generating measurement conditions emulating any fault condition.
Results establish the superiority of the proposed benchmark algorithm and identify
key implementation issues in hardware implementation of some of the prominent
synchrophasor models.
The final phase of this research develops a synchrophasor based WAMS by using
a bottom-up approach to evaluate real-time stability of wide-area networks under
practical power network fault conditions. As part of this research the analyses and
the impact of SEAs on the overall stability assessment has been evaluated. De-
velopment and testing of PMUs, and stability studies are historically conducted in
two disjointed silos. As a result, stability analysis is often conducted based on the
assumption that the PMU data delivered to the PDC are accurate and instanta-
neous. On the other hand, SEAs are tested against the compliance criteria listed in
the IEEE standardisation which do not involve any practical power network faults.
This study attempts to dive into this unexplored territory. Performance in real-
time voltage and frequency stability of prominent SEAs is evaluated by employing
a strategically placed PMU network on two standard power networks simulation
models. The IEEE 9-bus system and New England 39-bus system are considered
and consists synchronous generation sources, dynamic load centres and transmission
links. By modelling practical transient fault conditions such as short circuit faults,
loss of generation and addition of load centres, the real-time voltage and frequency
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stability have been studied. A modified highest Lyapunov exponent (HLE) based
real-time stability assessment algorithm (RSAA) is proposed to suit implementation
in practical power networks. Despite the full compliance against the IEEE standard-
isation, tested algorithms produce significantly different outcomes in the stability
assessment that may directly impact on the subsequent activation of protection sys-
tems and overall network stability. Results of this study point to interesting findings
and establishes a clear link between the reliability and the performance of the un-
derlining SEA.
In conclusion, key findings of this research contribute to two prominent areas
within the synchrophasor research; SEA development and testing, and real-time sta-
bility assessment. This research has established a strong link between these disjointed
research fields, thereby enabling future advancements synchrophasor based stability
monitoring and control systems.
x
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CHAPTER 1
INTRODUCTION
1.1 Background
Electricity is an essential element in day to day lives of individuals and businesses
meshed within the social and economic fabric of all societies around the world. Mod-
ern industries, businesses and consumers increasingly depend on the electricity supply
for managing energy demands. Therefore, an uninterrupted and reliable electricity
supply is critical for the survival and growth of modern societies.
Conventional wide-area power networks mainly consist of synchronous generation
sources and predominantly resistive load centres, and therefore traditional wide-area
measurement systems (WAMSs) have been predominantly designed to detect static
changes in steady state stability. In contrast, modern wide-area power networks
present significant challenges, such as power electronic interfaced generators (e.g.
wind, solar) and loads, and therefore power system stability, specially under dynamic
and transient conditions has become paramount importance.
1.1.1 Changes in Modern Wide-area Power Systems
Modern power networks immensely rely on non-conventional power sources and net-
work structures to delivering power to highly complex inductive and power electronic
equipped loads that leads to power system stability issues, which cannot be addressed
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using conventional power system monitoring technologies [6]. Modern power net-
works span over hundreds of kilometres and supply power to large industrial loads
with high reactive power demand. In addition to industrial loads, modern house-
hold loads are electronically controlled, and as a result the power consumption by
such devices often associate with non-linear characteristics, such as rapid changes in
voltage and frequency [7]. Such changes in modern loads present unique challenges
to preserving the stability of the wide-area power networks. In addition to loads, a
high percentage of power generation comes from renewable energy sources such as
domestic and industrial photovoltaic (PV) cells and battery systems, wind farms and
other emerging distributed power generation sources [8]. Many developed economies
are working towards conversion of the entire generation into renewables within the
foreseeable future, and to introduce drastic changes to the policy frameworks, thus
directly impacting the configuration of electrical networks [9, 10]. Urban sprawling
and city-centric population growth exceeds the localised generation supply capability,
therefore requiring importation of power from remote and geographically dispersed
locations over long distance transmission lines, creating an increased reactive power
demand.
1.1.2 Need for Improved Power System Monitoring Tech-
nology
The primary objective of an electrical grid is to keep the generation in balance with
the load demand. However, the demand for electronically controlled and inductive
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loads could fluctuate within a significantly high range in a short time period, com-
pared to conventional resistive loads. On the other hand, the power generation from
renewable energy sources constantly vary depending on the availability of solar ir-
radiance or wind power. Furthermore, these renewable asynchronous sources affect
the continuity of the overall power network. Due to the unpredictability of these
interdependent phenomena, a localised transient fault condition could easily initiate
a catastrophic condition, leading to a network-wide blackout.
These transient conditions, such as a short circuit fault in a critical transmis-
sion line, could affect all aspects of the stability including voltage, frequency and
rotor angle stability. Unless detected within a fraction of a second after the fault
occurrence, such a fault condition could eventually bring the whole network into a
catastrophic condition [11]. WAMSs are supposed to measure the power flow in the
wide-area network and immediately activate protection systems under any threshold
imbalance conditions such as load shedding mechanisms; islandic operation and acti-
vation of additional generation sources, to avoid catastrophic conditions, and ensure
reliable and uninterrupted power supply at all times.
Modernisation of wide-area power networks has had a significant increase in the
complexity of power system stability. However, traditional WAMSs are not designed
to operate under such conditions. For example, a typical supervisory control and data
acquisition (SCADA) system may have response rates that exceed multiple periodic
cycles of the voltage/current signal. As a result, sudden spikes due to a transient
condition in the voltage/current signal will not be recorded, and potentially eventuate
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a network wide catastrophic condition.
Other than commonly identified issues relating to high latency, SCADA com-
munication networks are prone to information security threats, since specific data
communication standards are not developed for SCADA systems [12, 13].
Synchrophasor technology is a superior WAMS technology, which allows com-
plete observability of a wide-area power network in near real-time through a network
of strategically placed phasor measurement units (PMUs), hence offers timely iden-
tification of instability conditions at their initial stages. Therefore, synchrophasor
technology can be identified as the best available WAMS technology for real-time
stability assessment. There are many other applications of synchrophasor technol-
ogy including demand forecasting [14], state estimation [15] and model validation
[16].
Despite these positive attributes, synchrophasor technology is still not widely
adopted to-date in many power networks around the world [17]. Requirements for
significant capital expenditure relating to installation, communication infrastructure
and data storage, performance related issues, lack of applications and cybersecu-
rity related issues [18] can be identified as major factors stalling the adaptation of
synchrophasors.
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1.2 Summary of Literature Review
Literature review, detailed in Chapter 2, explores new developments, challenges with
a special focus into power system stability and control, and evaluates the feasibility
of the synchrophasor technology addressing identified challenges.
Synchrophasor Estimation Algorithms (SEAs)
Development of SEAs has been a popular topic in synchrophasor research [2]. How-
ever, such developments have not effectively transformed into commercial PMU de-
vices and the majority of commercial PMUs are based on discrete Fourier transform
(DFT) based SEAs [19]. Complexities of proposed SEAs and unavailability of estab-
lished reference models for evaluating comparative performance of SEAs are some of
the prominent issues [20].
Performance Evaluation of PMU models
Many SEAs are tested and evaluated on simulation platforms. Unavailability of
comprehensive, hardware-based PMU test platforms is one of the key issues [21].
Therefore, robust hardware-based PMU test platforms is a critical requirement to
bridge the gap between industry and academia.
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Real-time Stability Assessment by Using a PMU Network
Compared with traditional SCADA systems, the use case for synchrophasor tech-
nology is best justified as a highly efficient WAMS specialised for real-time stability
monitoring. Moreover, currently available storage and data communication infras-
tructure in many power systems does not allow long term stability monitoring at
high reporting rates [22]. Therefore, existing research provides several references to
real-time stability assessment techniques based on synchrophasor data. However,
majority of these techniques are unable to process phasor data in real-time, and
hence, does not provide optimal results [23, 24].
1.3 Statement of Problem
The primary objective of an electrical grid is to keep the generation in balance with
the demand. However, the demand for electronically controlled and inductive loads
could fluctuate within a significantly high range in a short time period, compared
to conventional resistive loads. On the other hand, the generation of renewable
energy sources may constantly vary depending on the availability of sun light or
wind power. Furthermore, transient conditions, such as a short circuit fault in a
critical transmission line, could affect all aspects of the stability including voltage,
frequency and rotor angle stability.
Due to the unpredictability of these interdependent phenomena, a localised tran-
sient fault condition could easily initiate a catastrophic condition, leading to a
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network-wide instability and subsequent blackout. Such a catastrophic condition
can only be avoided by the early detection of transient fault conditions, at their
initial stages. WAMSs are supposed to measure the power flow in the wide-area net-
work and immediately activate protection systems under any threshold imbalance
conditions such as load shedding mechanisms; islandic operation and activation of
additional generation sources, to avoid catastrophic conditions, and to ensure re-
liable and uninterrupted power supply at all times. However, traditional WAMSs
are not designed to operate within such boundary conditions. As a result, sudden
spikes due to a transient condition in the voltage/current signal could go unnoticed
whereas this fault condition could propagate to initiate a network wide catastrophic
condition. Therefore, relative low frequency, low speed in communications, lack of
a universally accepted measurement standards combined with poor time synchroni-
sation do not allow conventional SCADA systems to be used as WAMSs in modern
wide-area power networks. As a result, a robust alternative technology is required to
replace the SCADA systems to meet challenges of modern wide-area power networks.
Out of diverse factors related to wide-area power networks, stability assessment
is one of the cornerstone requirements in the context of modern and evolving power
networks. Stability assessment of wide-area power networks is carried out by WAMSs
that could be based on many different platforms and standards. It was established
that WAMSs have evolved a long way from its emergence and synchrophasor technol-
ogy can be identified as the most advanced WAMSs technology. Fig. 1.1 illustrates
the process followed in identification of synchrophasor technology as a viable WAMS.
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Figure 1.1: Synchrophasor technology as a viable WAMS
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Synchrophasor technology is widely recognised as the next generation technology
for power system monitoring and control for maintaining system security and reli-
ability. According to published literature, the majority of existing research studies
can be mainly categorised into two types [2, 25];
1. Synchrophasor Estimation Algorithms (SEAs).
2. Stability Assessment using Synchrophasor Technology.
However, most of these studies are solely focused on either type, hence holistic re-
search studies focusing on both the aspects of synchrophasor algorithms and sta-
bility evaluation are very limited in the published literature to-date. This siloed
approach to synchrophasor research has created a significant gap between industry
and academia where priorities are not aligned. As a result, true potential of syn-
chrophasor technology is not yet realised, specially in relation to real-time stability
assessment of wide-area power systems.
Synchrophasor, which is calculated by a PMU in near real-time, wholly describe
the instantaneous status of a given point in the power network. The accuracy of
an estimated synchrophasor govern the fidelity of any secondary measurement, such
as the real-time stability status. A variety of synchrophasor estimators are pro-
posed by researchers [26, 27, 28], however they have placed less emphasis on proving
the integrity of synchrophasor estimators during transient conditions. Therefore, it
is essential to assess the suitability of those algorithms experimentally. This will
enable to identify issues associated with synchrophasor estimators under transient
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conditions, and will pave the way to developing advanced synchrophasor estima-
tors. Synchrophasor algorithms are mostly validated by using simulation platforms,
nonetheless, their performance has not been validated under actual network condi-
tions. Therefore, it is essential to validate the integrity of those algorithms using an
actual PMU network, in particular considering transient conditions [29].
As detailed in Chapter 2, real-time stability assessment is a key requirement
of modern power networks. Selection of synchrophasor technology as the superior
WAMS technology compared traditional monitoring techniques is primarily justified
based on the enhanced capability of synchrophasors in assessing real-time stabil-
ity. However, existing synchrophasor technology based real-time stability studies
are conducted by utilising data generated by commercial PMUs which may or may
not comply with IEEE standardisation. Literature does not include many references
to studies that investigate the impact of synchrophasor algorithms on overall real-
time stability assessment. Therefore, this thesis aims to analyse the effectiveness
of prominent synchrophasor algorithms in evaluating the real-time voltage and fre-
quency stability of wide-area power networks under practical power network fault
conditions. In addition to timely identification of instability conditions, real-time
stability data can be used to dynamically control generation sources in a wide-area
power network.
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1.4 Research Questions
The following three research questions are formed as per a detailed Literature Review,
conducted in Chapter 2.
1. How to effectively validate the steady-state and dynamic compliance require-
ments as specified in the IEEE std. C.37.118.1?
2. How to validate and compare the real time performance of prominent SEA on
simulation and hardware platforms?
3. How to evaluate real-time voltage and frequency stability by using a PMU
network under practical power network fault conditions?
Justification for selection of identified research questions is discussed in the next
chapter. This thesis addresses the above research questions by following both exper-
imental and software simulations and scenario analysis on a laboratory scale hardware
platform. Key research objectives are detailed in the following section.
1.5 Aims/ Objectives of the Thesis
The primary objective of this thesis is to experimentally evaluate real-time stability
of wide-area power networks under a variety of fault conditions with the use of
synchrophasor technology. In achieving this primary objective, six further actionable
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research objectives are defined with each linked to a specific research outcome. The
research objectives of this thesis can be summarised as follows:
1. Develop computationally efficient reference PMU models for both P-Type and
M-Type for synchrophasor estimation
• Develop comprehensive PMU models for both P-Type and M-Type PMUs,
based on the reference architecture detailed in IEEE std. C37.118.1/1a
• Optimise proposed models to achieve all compliance criteria (steady state
and dynamic) detailed in the universally accepted standard on the syn-
chrophasor technology, IEEE std. C37.118.1/1a
• Establish proposed models as reference PMU models for synchrophasor
estimation
2. Compare the transient performance of prominent SEAs
• Comparatively evaluate the transient performance of PMUs based on
prominent SEAs against the proposed reference PMU models (refer ob-
jective: #1 ), as per the test cases defined in IEEE std. C37.118.1
• Based on the results, analyse applicability and suitability of studied al-
gorithms as per individual test conditions considering both steady-state
and dynamic performance
3. Analyse the transient performance of SEA on a laboratory scale hardware plat-
form
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• Develop a laboratory scale customised signal generator as an input sys-
tem to the hardware test platform, capable of modelling both static and
dynamic test cases detailed in the IEEE std. C37.118.1/1a
• Compare and validate the performance of prominent SEAs on a hard-
ware platform against the performance of same algorithms in simulation
platforms (refer objective: #2 )
• Propose improvements to studied SEA with special focus into synthesis
of hardware based PMUs
4. Develop real-time stability assessment algorithms (RSAAs) for voltage and
frequency stability assessment
• Develop an enhanced RSAA and validate by performing voltage and sta-
bility assessments of known fault conditions
• Improve the sensitivity of proposed RSAA to detect common fault condi-
tions beyond the acceptable limit of fault tolerance
5. Study real-time stability assessment on a wide-area power network by using a
WAMS based on a optimally located PMU network
• Develop standard wide-area power networks (IEEE 9 bus system and New
England 39 bus system)
• Develop a PMU network based on a suitable optimal PMU Placement
(OPP) algorithm
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• real-time stability assessment of the overall power network by employing
the previously proposed (refer objective: #4 ) RSAA under diverse fault
conditions, impacting both voltage and frequency stability
• Investigate the capability of the proposed PMU network based WAMS to
assess grid resilience during network disturbances and avoiding blackouts
in power networks.
6. Evaluation of effectiveness of prominent SEAs based on real-time stability as-
sessment
• Assess the real-time stability output generated by PMU networks running
different SEAs, while keeping fault conditions, RSAA and PMU locations
identical
• Comparatively analyse deviations in real-time stability assessment output
for each fault condition, depending on the SEA implemented on the PMUs
• Make recommendations on the suitability of studied SEAs for detecting
different fault conditions
1.6 Key Contributions of Thesis
The point of difference of this thesis from any other study, and the primary con-
tribution is the integration of two important disciplines, synchrophasor model de-
velopment and real-time stability assessment, which are historically conducted in
disjointed silos. These two disciplines immensely contribute to advancements in
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power system monitoring of wide-are power networks, thus enable reliable electricity
supply for residential and industrial consumers.
In many studies, synchrophasor model development is seen as a digital signal
processing related problem, which aims to achieve conformance with the IEEE syn-
chrophasor standardisation. On the other hand, stability studies based on the syn-
chrophasor technology are conducted by relying on commercially available PMUs.
Therefore, this is the first such attempt to model and interrelate real-time stabil-
ity assessment and synchropasor model development. Contributions into these two
disciplines can be detailed as follows;
Development and establishment of robust reference models is a key contribution
of this thesis, driving the advancements in synchrophasor model development. Im-
proved reference models are proposed for both P-Type and M-Type PMU models
based on the architecture proposed in the IEEE synchrophasor standard. These
improved reference models can be a benchmark for the evaluation of novel PMU
models, allowing consistent comparison across all test cases. This may contribute
to transparency and reliability of SEA assessment, which has been a limiting factor
for lowered implementation of novel SEA into commercial PMUs. Unavailability of
field proven comparative data of novel SEAs is another factor which limits commer-
cial adaptation of improved synchrophasor models. This thesis proposes a low cost,
laboratory scale hardware test platform based on the OpenPMU [29] platform. An
improved signal generation system is proposed as the input system, capable of gen-
erating any complex input fault condition, allowing performance evaluation of syn-
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chrophasor models under diverse input conditions. Performance of three prominent
synchrophasor models based on discrete Fourier transform (DFT), phase locked loop
(PLL) and quadrature demodulation (QD) techniques are evaluated on both simula-
tion and hardware platforms and improvements are proposed focusing on hardware
synthesis.
A leading application of synchrophasor technology is real-time stability assess-
ment. Even though, many power operators proceed with installation of PMU net-
works by committing to significant investments, many such implementations do not
possess auxiliary systems to enabling applications of synchrophasor technology, such
as real-time stability assessment. This thesis proposes an improved, computationally
efficient RSAA based on the highest Lyapunov exponent (HLE). Proposed algorithm
is optimised for detection of common fault conditions. Furthermore, effectiveness of
SEAs is assessed against different fault conditions. Results show that depending on
the SEA, same fault condition can be interpreted as either a stability condition or an
instability condition. Test cases reveal that DFT based methods records the lowest
accuracy in general, while recording significant deviations in estimating frequency
stability under transient conditions. It is also highlighted that compliance with test
cases listed in the IEEE std. C37.118.1a does not guarantee successful estimation of
frequency or voltage stability, specially under transient conditions.
Findings of this thesis demonstrate the unswerving dependence of real-time sta-
bility assessment on the synchrophasor estimation process. Additionally, impact of
several other subsystems, including input conditioning, time synchronisation and
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optimal PMU placement is also analysed in detail.
1.7 Outline of the Thesis
This thesis is focused on analysing the stability of wide-area-power networks with
a special focus into real-time voltage and frequency stability analysis, by using a
WAMS based on the synchrophasor technology. A brief summary of each chapter of
this thesis is provided below;
Chapter 2 presents a detailed literature review and evaluates leading publications
relating to wide-area power networks, synchrophasor technology and related fields.
Furthermore, prominent sub research areas within the synchrophasor research are
evaluated in detailed.
Chapter 3 discusses relationships between the three research questions explored
in this thesis and outlines the process in which they are investigated in subsequent
chapters. Furthermore, the core theories and principles used in each of the specialised
areas of this thesis are introduced in this chapter.
Chapter 4 presents reference models for both P-Type and M-Type PMUs that
comply with both steady state and dynamic test cases defined in the IEEE standard
for synchrophasors. This chapter delivers research objective #1, by establishing
proposed PMU models as reference PMU models.
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Chapter 5 evaluates the performance of three prominent synchrophasor algorithms
using both simulation and hardware platforms, and compares against the proposed
reference model. Chapter 5 delivers research objective #2.
Chapter 6 delivers subsequent research objectives #3 to #6) by extending the
findings of previous chapters. Chapter 6 consists of development of industry stan-
dard wide-area power network models, development of a optimally located PMU
network, development of a robust RSAA and analysis of real-time voltage and fre-
quency stability under common network fault conditions.
Chapter 7 summarises the contribution of each chapter and outlines potential
research areas for further investigation.
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CHAPTER 2
EMERGING ISSUES IN MODERN POWER NETWORKS AND
EVOLUTION OF SYNCHROPHASOR TECHNOLOGY
2.1 Introduction
The primary objective of this chapter is to qualitatively evaluate existing research
work conducted in the field of power system stability monitoring and control, with a
special focus into real-time stability assessment using the synchrophasor technology,
and identify significant contributions that impacted on the growth of synchrophasor
technology and critique on the probable developments to emerge in the short-term
and long-term.
2.1.1 Structure of Literature Review
This chapter is organised as follows:
The first section appraises the background and history of the synchrophasor tech-
nology. Key distinctions of synchrophasor technology are evaluated in comparison
with other legacy power network monitoring technologies. The second section details
past and present synchrphasor standards, and evaluates compliance requirements for
synchrophasor estimation algorithms (SEAs), according to the latest IEEE stan-
dard. The third section briefly discusses different sub-research areas within the
synchrophasor technology and their respective contribution to the overall growth of
the synchrophasor technology. The fourth section discusses prominent SEAs and
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notable enhancements to these base algorithms proposed in the literature. Finally,
a detailed review is conducted on power system stability, with a special focus into
real-time stability assessment.
Fig. 2.1 illustrates the process followed in this chapter, highlighting the logical
structure adhered in the derivation of key research objectives.
As shown in the Fig. 2.1, a broader study of synchrophasor technology is con-
ducted upon identification of synchrophasor technology as the best available wide-
area measurement system (WAMS) technique for real-time stability assessment of
power networks. Based on this initial study, prominent synchrophasor research ar-
eas and corresponding research findings are identified. Three research questions are
formed based on the key findings of this focused literature review and subsequent
chapters of this thesis would empirically investigate how these research questions can
be answered and thus, enabling successful real-time stability assessment of power
networks by using an optimally located phasor measurement unit (PMU) network.
20
Figure 2.1: Structure of thesis
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2.2 Wide Area Power Networks
2.2.1 Brief History of Electrical Networks
The first electrical grid network was built by Edison Electric Illuminating company
in 1882 [30]. This first ever grid network was a DC system, which was powered by
a water wheel-driven generator, and comprised of cables, fuses and resistive loads in
the form of incandescent lamps. Even though, this may seem as a miniature project,
people of the yesteryear were in wonderment to new capabilities that electricity
promised and the demand for electricity sky-rocketed. Requirement for long distance
grid connectivity soon became an issue as legacy DC networks are associated with
considerable resistive losses, leading to high voltage drops.
Improvements made by Nikola Tesla to transformers, and the invention of induc-
tion motors brought about interest in AC network. The first single phase AC system
was installed in Oregon in 1889 [30]. The debate on the use of either the DC and AC
networks prevailed for a long time, and eventually AC grid networks equipped with
transformers became the norm for wide-area grid networks. This was mainly due to
the possibility of long-distance transmission over high voltage lines. Since then, the
demand for electrical energy has grown in rapidly, much more than any other form
of energy. As of 2015, the installed kW capacity per capita in the USA is estimated
to be approximately 3 kW [30].
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2.2.2 Structure of a Wide-Area Power Network
The wide-area power network is an interconnected electrical grid atleast of a regional
scale, which aims to provide uninterrupted electricity via the distribution network,
and connects generation sources with industrial and residential load centres. Not
so long ago, all generation sources were based on either hydro or steam turbines
and therefore, were tied into a known system frequency. These wide-area networks
were often identified as wide-area synchronous grids as they were powered by syn-
chronous generators. A conventional wide-area power network consists of four main
sub systems;
1. Generation subsystem
2. Transmission subsystem
3. Distribution subsystem
4. Utilisation subsystem
Generation subsystem is the heart of the power network, as it generates elec-
tricity by using variety of energy sources including renewable and non-renewable
sources. Legacy generation sources are based on synchronous generators. However,
modern distributed renewable generation sources, such as solar, geothermal or wind
power will require power electronics based inverter systems to integrate with the
synchronous grid.
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Transmission subsystem is a long distance overhead transmission network com-
prises of high voltage lines (i.e. 220 kV, 275 kV, 330 kV, 400 kV, etc), which connects
generation sources with distribution sub-stations. As previously mentioned, trans-
mission over high voltages significantly reduces losses over long distances.
Distribution subsystem provides electricity for a well-defined locale and con-
sists of both industrial and residential consumers. Usually, large scale industrial
consumers are directly connected to the distribution sub-stations. Distribution net-
works typically operate within 4 kV - 34.5 kV range. Most modern distribution
networks may also be built underground.
Utilisation subsystem represents all residential and industrial consumers. Na-
ture of the loads used by the utilisation subsystem significantly affect on the stability
of the overall network. Widespread use of power electronic loads and large inductive
motor loads are some examples of the different load types that affects the stability
of the overall network [31].
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2.3 Synchrophasor Technology
2.3.1 Wide-Area Measurement Systems
First recorded incident of power system disturbances occurred in the early 1920’s,
which was associated with remote power plants supplying electricity over long dis-
tance transmission lines. By that time, only available technique for stability as-
sessment was mechanical calculators. With the growth and expansion of electrical
networks, complexity of stability issues has also increased significantly. A “Network
Analyser” based stability assessment techniques were used in legacy power networks,
whereby power flow analysis of multi-machine systems were performed. With the
invention of computers in 1950’s, more capable WAMS were developed.
From early 1960’s, supervisory control and data acquisition systems (SCADA)
were prominently used by many power utilities to monitor critical parameters of wide-
area power networks by using remote terminal units (RTUs). These SCADA systems
were capable of measuring critical parameters such as voltage, current and power
consumption. The state estimator (SE) uses data generated by SCADA systems to
estimate the stability of the overall power system.
However, SCADA systems were not successful for the monitoring and rapid pre-
diction of power system contingency conditions in the past, and certain major black-
outs that have occurred are proof of this fact. The existing SCADA systems were
only capable of generating state estimations in prolonged time intervals that did not
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allow detection of dynamic conditions promptly . As control system engineers or
automated system could initiate mediation actions.
Several research studies reveal that major instability conditions have had initi-
ated as islandic faults that are propagated to catastrophic events [32]. It was also
found that early detection of such transient conditions could lead to reliable sta-
bility assessment [32, 33], enabling the possibility of action for minimise the power
system contingency. These discussion raised questions such as “stability limits” and
“distance to instability” which evolved around the standardisation of stability as-
sessment. Despite these efforts, standardisation of stability assessment remains an
underdeveloped area as the stability characteristics and requirements depend on the
power network under consideration. Therefore, stipulation of a universal set of com-
pliance requirements has been challenging. Synchrophasor technology has promising
features that will lead to the fulfilment of this objective and forms the basis of this
thesis.
2.3.2 History of the Synchrophasor Technology
The concept of synchrophasors was first introduced in 1988 by Phadke et al. [34].
The idea of synchrophasors was derived based on Symmetrical Component Distance
Relay (SCDR) that was developed to reduce the computational burden on microcon-
trollers in solving transmission line relaying algorithms [34]. Despite SCDRs being
obsolete at present, the capability to calculate the positive sequence voltage and cur-
rent remained extremely significant in the aspect of power network monitoring. The
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availability of the global positioning system (GPS) technology has complemented
the positive sequence phasor measurement, whereby a time-synchronised phasor es-
timation is generated at high speeds, which could wholly describe the instantaneous
status of a locale of a power network. This has enabled collection of equivalent mea-
surements at several critical points of the network to produce an overall snapshot of
the network. This idea was extremely important in the context of WAMS.
Even though synchrophasor technology was introduced in the late 1980s, the
requirement for robust and reliable power network measurement systems was well in
high demand from the 1960s onwards. As several research studies describe [35], the
requirement of a robust WAMS was fuelled by the state-wide “Northeast” blackout
that occurred in 1965 in the USA and Canada. This severe blackout impacted over
30 million people, which was a result of an overload condition in the winter season,
and could have been easily avoided if a reliable WAMS architecture was available.
Significant research efforts originated after this incident, and effected the economic
and political atmosphere of the time.
The cascading blackout of 2003 in North America [36] is one of the major recent
events which fuelled multi-facet research in to modern power network monitoring
and control systems. This blackout has impacted more than 50 million electricity
consumers spread across North-eastern and Mid-western states in the USA and some
provinces in Canada. Task force assigned into post-incident fact finding discovered
that multiple grid events and human factors influenced continued degradation of the
electrical system over four hours [37]. However, the tripping point that originated
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a network wide blackout was the failure of a 345 kV transmission lines in Ohio. It
is argued that this cascading event could have been avoided if capable WAMS was
present in a smart-grid enabled environment [38, 36].
The main issue with the existing measurement systems are their inability to
obtain measurements of key network parameters at a high rates. Furthermore, a
single key parameter which could fully describe the status of a wide-area power
network is not available, thus requiring several network parameters to be monitored
simultaneously to reliably interpret the status of the power network. This requires
a significant amount of post processing.
Synchrophasor technology provides significantly improved accuracy and latency
compared to any other WAMS technology to-date. Synchrophasor technology can
be considered as the best available WAMS technology specially in real-time stability
assessment at present [39]. Traditional SCADA based WAMS asynchronously mea-
sure key network parameters such as voltages and power flow in every 2-3 seconds
[40]. Due to limitations in latency (refreshing rate) and accuracy (resulting due to
asynchronous measurements), SCADA systems fail to identify dynamic conditions
that may lead to network wide disturbances and catastrophic conditions. In contrast,
synchrophasors offer highly accurate, synchronised measurements of key network pa-
rameters such as voltage, frequency and phase angle at significantly high reporting
rates from 10 Hz up to 125 Hz. This implies that the reporting interval of a P-Type
PMU measurement could be as low as 0.008 s (8 ms). Therefore, a PMU network
will be able to monitor the key network parameters for multiple instances during
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a dynamic condition lasting for 80ms to 1s. This enables the opportunity to feed
data of several states into a real-time stability assessment algorithm (RSAA). The
outcome of the RSAA would be robust and timely, since the assessment is derived
by converging multiple data records from critical network centres.
Even though, synchrophasors could be deployed with the purpose of long term
stability of a power system, the distinctive advantageous of synchrophasor technology
can be realised when deployed as a tool for detecting short-term large disturbances.
The IEEE std. C37.118.1 in 2011 has published two classes of PMUs; protection type
(P-Type) and measurement type (M-Type) PMUs, for the first time in synchrophasor
standardisation. The P-Type PMU was specifically aimed at detecting real-time fault
conditions and providing fast response rates.
2.3.3 Synchrophasor Standardisation
The synchrophasor technology was first standardised by the IEEE in 1995 as the
IEEE standard for synchrophasors for power networks (1344-1995)[41]. This stan-
dard provided basic guidelines for the implementation of synchrophasors, and only
defines time synchronisation for inputs and phasors. However, the communication of
phasor measurements are not considered. Even though this standard discusses the
importance of time synchronisation, the process introduced for time tagging is error
prone and susceptible for sampling noise. IEEE std. C37.118 [2005] [42] supersedes
the IEEE std. 1344-1995, and the concept of total vector error (TVE) was first in-
troduced as a single measurement which summarises errors in both magnitude and
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phase estimation. Furthermore, IEEE std. C37.118 [2005] rectifies the issues with
the time tagging process by defining the terms such as “time-stamp” and “reporting
rate” and establishing the time stamp as the midpoint of the window. This standard
also introduces basic test cases for verification of phasor measurement units (PMU)
by defining amplitude, phase and frequency step tests. However, this standard does
not address the issues with dynamic conditions and interoperability testing.
In 2011, a significantly improved synchrophasor standard was published as two
sections, classified to two key areas, synchrophasor measurement (IEEE std. C37.118.1
[5]) and synchrophasor data transfer to the phasor data concentrator (PDC) (IEEE
std. C37.118.2 [43]). The first section, IEEE std. C37.118.1 introduces two types
of synchrophasors, P-Type (or protection type) and M-Type (or measurement type)
which establishes two distinct use cases for synchrophasors. These are namely for
protection system and wide-area measurement and monitoring system [44]. The
improved synchrophasor standard also details test cases for dynamic compliance of
both P-Type and M-Type synchrophasors highlighting key differences between two
models. Moreover, two reference models are presented for P-Type and M-Type
PMUs based on the quadrature demodulation (QD) technique. Subsequently, an
amendment was published in 2014 as IEEE std. C37.118.1a by revising some of the
compliance requirements and revising key terminology used in the previous stan-
dard. The second section, IEEE std. C37.118.2 was developed based on the IEC
61850 communication standard by a joint IEEE and IEC task force. This standard
details the messaging format and data transmission architecture for synchrophasors.
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Several researchers and commercial manufacturers have attempted to achieve the
compliance requirements as specified in IEEE std. C37.118.1, however, majority of
such studies failed to achieve the full compliance with the same standard. Many
research studies have only discussed TVE compliance and refrained from evaluating
frequency error (FE) and rate of change of frequency (ROCOF) error (RFE) com-
pliance [45, 46]. Martin [47] argued that it is theoretically impossible to achieve the
specified ROCOF requirements given the maximum allowance for FE.
This led to a revision of this standard and an amended version with relaxed com-
pliance requirements, which was published in 2014 [48]. This amendment introduces
relaxed compliance mainly in RFE requirements. However, researchers [49] argue
that some of the compliance requirements are overly relaxed, thus not sustainable in
the longer term.
Even though, IEEE std C37.118.1/1a defines synchrophasor test cases, including
characteristics of test signals and performance criteria, the same does not clearly
elaborates on test methodology for each of the test cases. As a result, some research
studies evaluate PMU performance under inconsistent test conditions. Conformance
to the latest test suite specification (TSS) [50] ensures that performance measures
are comparable irrespective of the assessed synchrophasor model.
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2.4 Definition of Synchrophasor
Even though, several amendments to synchrophasor standards are published follow-
ing the first standardisation of synchrophasor in 1995, the definition of the syn-
chrophasor has remained unchanged.
Derivation of a phasor
A generic current or voltage waveform produced by a synchronised generator takes
the shape of a sinusoidal waveform. Such a waveform could be mathematically
represented as in (2.1):
x(t) = Xm(t)cos(ωt+ ϑ) (2.1)
Where, Xm(t),ω and ϑ are instantaneous magnitude, instantaneous angular fre-
quency and phase angle respectively.
Considering the frequency is a constant, the phasor representation of such a sinu-
soidal waveform could be derived as in (2.2):
X =
Xm(t)√
2
ejθ (2.2)
Magnitude of the phasor is the root-mean-square (rms) value of the instantaneous
magnitude while the phase angle is derived considering a constant angular frequency.
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Definition of a synchrophasor
A synchrophasor is defined as the phasor representation of a current or voltage wave-
form synchronised to a common time base. Importantly, the phase angle of the syn-
chrophasor is not measured with respect to an any angular frequency (or frequency);
it is always measured as an angle generated by the offset of the instantaneous fre-
quency from the nominal frequency. This can be further elaborated by considering
a generic current or voltage waveform with fluctuating frequency. Therefore, (2.1)
could be rewritten as (2.3) by converting angular frequency to the instantaneous
frequency.
x(t) = Xm(t) cos(2pi
∫
f(t)dt+ ϑ0) (2.3)
Instantaneous frequency could be further segmented in to two parts, namely the
fundamental frequency and the instantaneous frequency offset as:
f(t) = f0 + g(t) (2.4)
Now, (2.3) could be re-arranged as in (2.5)
x(t) = Xm(t) cos(2pif0t+ 2pi
∫
g(t)dt+ ϑ0) (2.5)
The synchrophasor representation of above waveform specifies a constantly changing
phasor in both magnitude and phase angle:
X =
Xm(t)√
2
ej(2pi
∫
g(t)dt+ϑ0) (2.6)
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Example representation of frequency deviation in synchrophasors
Assume that g(t) in (2.5) has a constant ±∆f Hz, a static frequency deviation. If
the phase angle is observed at each fundamental time-period, then the phase angle
would change at a rate of ±2pi∆fT0, where T0 is the time-period of the fundamental
waveform.
Figure 2.2: Change in phase angle against the time-period under a static frequency
deviation
Fig. 2.2 illustrates the variation of phase angle when the instantaneous frequency
contains a static shift of ∆f Hz from the fundamental frequency.
Time synchronisation
Time synchronisation is one of the key requirements of synchrophasor development
as it is critical to refer real-time measurements on a common time base to obtain a
holistic assessment of the wide-area power network under analysis. IEEE standard
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recommends the use of a standard time base such as the global positioning system
(GPS). IEEE std. C37.242.2013 [51] is dedicated for establishing a standard for
time synchronisation, calibration, testing and installation of PMUs. This standard
also discusses the possibility of implementation of PMUs based on GLONASS time
reference. Even though GPS has been a steady and reliable system for last few
decades, some research studies accept the higher accuracy of GLONASS system [52].
Even though a perfect time synchronisation is relatively easily achievable in
simulation-based environments, a hardware-based development may find time syn-
chronisation as one of the key aspects that require careful calibration. IEEE std.
C37.118.1 states that a time synchronisation error of 1 µs would result in a syn-
chrophasor phase error of 0.018 degrees for a 50 Hz system. Furthermore, a time
synchronisation error of ± 31 µs would exceed the compliance requirement of 1
percent TVE.
For every synchrophasor measurement, the PMU should assign a time tag and
time quality parameters at the time of measurement. IEEE standard has been de-
veloped with the expectation that the time tag resolves the time of measurement to
at least 1 µs within a specified 100 year period. Time tagging process has evolved
over the years as per the recommendations by IEEE via standardisation. The orig-
inal synchrophasor standard, IEEE std. 1344-1995 recommends that the time-tag
to be the time value of the last sample considered for estimating the synchrophasor.
However, this notation does not provide a direct relationship between the measured
value and the respective time-tag. IEEE std. C37.118 [2005] defined the time tag of
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the estimated phasor as the time of the theoretical phasor. However, this definition
does not specify the exact time point, rather, it specifies a representative time tag
for the average time of the considered data window used for the calculation of the
parameter. Furthermore, above definition does not compensate for the group delay
of the filters in the PMU system. Hence, IEEE std. C37.118.1 states that manufac-
turers of PMUs should compensate for the group delay of the filters that are used to
calculate the synchrophasors.
2.4.1 Synchrophasor Measurements
The basic measurements obtained by a PMU are the synchronised phasor value
(synchrophasor), frequency and rate of change of frequency (ROCOF) of the current
or voltage waveform under analysis. These three parameters could be used to develop
a holistic view on the instantaneous performance of the power network at any given
locale.
On the other hand, IEEE standard defines few metrics for the purpose of evalua-
tion of a PMU, namely TVE, FE, and RFE values. A real-time test system is required
to compute above evaluation parameters by comparing the estimated values by the
PMU and the respective theoretical value.
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Total Vector Error (TVE)
TVE was first introduced as a standard compliance verification parameter in the
IEEE std. C37.118 [2005]. TVE is a unique parameter which compares the measured
and the theoretical phasor at a given time.
TV E =
| X¯T − X¯M |
| X¯T | (2.7)
Where, X¯T the theoretical phasor, X¯M is the measured phasor.
It should be understood that TVE is only used for testing of PMUs only. It is not a
general parameter estimated by a PMU.
The same standard defines a region of uncertainty for TVE in which a TVE value
within this region would imply a legitimate synchrophasor estimation. A non-zero
TVE value can be resulted due to two types of error components, namely magnitude
error and phase error. Fig. 2.3 explains this concept in detail:
Consider an arbitrary limiting value of  for TVE as shown in Fig. 2.3. Limit of 
can be identified as a circle of uncertainty where the centre of the circle represents the
theoretical phasor value. As per the above figure, any estimated TVE measurement
located outside the circle of uncertainty indicates that the synchrophasor estimation
generated by the PMU is not accepted.
As discussed earlier, TVE is resulted due to magnitude and phase error. The
maximum allowable magnitude error is ± that results on the boundary of the circle,
when the phase angle error is zero along the line of theoretical phasor value. The
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Figure 2.3: Relationship between actual phasor, measured phasor and TVE [1]
maximum allowable phase angle, θ, results at a tangent to the circle of uncertainty.
Gurusinghe et al. [53] have derived a mathematical relationship between phase angle
and magnitude of phasor, and TVE based on this concept as in (2.8):
TV E =
√
2(1± β)(1− cosσ) + β2 (2.8)
Where, β and σ are percentage magnitude error and phase angle error in degrees
respectively.
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Frequency Error (FE)
FE is calculated by comparing the difference between the measured and theoretical
frequency values for a synchronised time reference.
FE =| FT − FM | (2.9)
Where, FT is the theoretical frequency and FM measured frequency.
The amendment published in 2014, IEEE std. C37.118.1a, has revised some of the
frequency error requirements specially for the M-Type PMUs under dynamic test
cases such as ramp and step tests.
Rate of Change of Frequency Error (RFE)
RFE basically analyses the responsiveness of the SEA. RFE is mathematically rep-
resented by (2.10):
RFE =| df
dtT
− df
dtM
| (2.10)
The 2014 amendment introduced significant changes to the expected RFE by relaxing
the compliance requirements. Several studies and the amendment itself [48] cited that
some of the RFE requirements specified in the IEEE std, C37.118.1 are practically
impossible to achieve. For example, the previous RFE limit of 0.01 Hz/s for P-Type
PMUs under static frequency deviation is extended up to 0.4 Hz/s while the same
limit for M-Type PMUs is suspended.
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As previously discussed, estimation and comparison of RFE is often overlooked
in several studies. Alongside difficulties in reaching compliance requirements even in
simulation-based environments, misinterpretation of RFE are common factors influ-
encing such limitations. For example, some studies have excluded RFE measurement
stating that it is directly dependent on frequency estimation. Although,frequency
estimation significantly impacts RFE measurement, compliance with frequency error
would not ensure reaching RFE requirements. On the other hand, there can be situ-
ations where RFE would be within the compliance requirements while not complying
with FE limits. For example, if the measurement of frequency has a static error of
1 Hz, this may violate FE estimation, however, since frequency estimation does not
fluctuate over time, RFE requirement wll be satisfied. Therefore, it is essential to
evaluate both FE and RFE in conjunction to obtain a holistic view of frequency
variation.
2.4.2 Synchrophasor Test Cases
IEEE synchrophasor standard specified several test cases and respective compliance
requirements in order to verify the performance of PMUs. These test cases can be
broadly divided into two categories;
1. Steady state compliance
2. Dynamic compliance
40
IEEE std. C37.118.1 introduces two classes of PMUs, P-Type and M-Type. Despite
specifying compliance requirements, the same standard does not explicitly define the
test procedures. This has led to researchers conducting the same test using different
approaches and under different conditions, ultimately providing conflicting results.
As a result, IEEE has subsequently published developed standards such as IEEE
C.37.242 and test suite specification (TSS) [54] with enhanced clarity on the test
methods.
Performance classes
IEEE std. C37.118.1 introduces two performance classes and two reference mod-
els for the first time in synchrophasor standardisation history. P-Type stands for
protection type and intended for applications which require fast response and not
mandates any explicit filtering. M-Type stands for measurement type for systems
that require greater precision but do not require fast response time. Systems that are
affected by aliased signals such as out-of-band interference (OBI) are good examples
which require M-type PMU solution. In overall, P-Type PMUs can be identified
as a preventive technology whereas M-Type PMU can be identified as a corrective
technology.
IEEE std. C37.118.1 first defined compliance requirements for both P-Type and
M-Type PMUs separately. IEEE std. C37.118.1a (2014) published revised compli-
ance requirements specially under RFE requirement which then became the compli-
ance requirement.
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Steady state compliance
The steady state compliance specifies four main test cases;
1. Static frequency deviation
2. Magnitude and phase angle deviation
3. Harmonic distortion
4. Out-of-band interference (OBI)
Out of above four test cases, OBI test is not defined for P-Type PMU. In order
to accurately estimate the OBI, a complex filtering structure is required which ad-
versely impacts on the group delay, and hence leading to difficulty to implement in
protection-oriented systems.
Dynamic compliance
The dynamic compliance consists of three main test cases;
1. Measurement bandwidth
2. Frequency ramp
3. Step changes in magnitude and phase angle
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2.5 Synchrophasor Research Areas
Research efforts from both academia and industry have led the development of the
synchrophasor technology in multiple facets. Several sub specialisation areas can be
identified within development of synchrophasor technology. The synchrophasor stan-
dardisation by IEEE has also acknowledged these diverse fields and have published
several standards to support these individual growth areas. IEEE std. C37.118.1 and
C37.118.2, being the two main standards introduce the compliance requirements and
guidelines for development and calibration of SEAs and, communication architecture
for synchrophasors respectively. However, there are several other standards which
are essential in developing a complete synchrophasor technology based WAMS for
modern power networks. Recently published IEEE std. C37.244 [55] and IEEE
std. C37.242 [51] are examples for such standards. IEEE C37.244 introduces the
design requirements for the phasor data concentrator (PDC) and IEEE C37.242 [51]
specifies the compliance requirements for synchronisation, calibration and testing
of phasor measurement units (PMUs). Development of these standards have bene-
fited the growth of the synchrophasor industry by improving the interoperability and
introducing standard validation criteria.
Aminifar et al. [2] conducted a comprehensive research study by analysing all
the significant journal papers from 1983 through 2014 published in IEEE and IET
journals related to the synchrophasor technology. This study reveals interesting
statistics about the research efforts in the synchrophasor technology. According to
their survey, the amount of publications related to this study areas has significantly
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increased from the year 2006 indicating the growing interest among researchers along
with IEEE standardisation.
Furthermore, they also classified the research studies in to 9 sub categories. Fig.
2.4 indicates the distribution of papers belonging to each of these nine sub categories.
Figure 2.4: Categorisation of Synchrophasor Research [2]
Similar sub-research areas have also been identified in many research studies.
Phadke and Bi [25] details developments in model validation, state estimation, pro-
tection and closed loop control. The North American SynchroPhasor Initiative
(NASPI) is a collaboration which advocates for synchrophasor technology as ro-
bust WAMS to enhance grid reliability [56]. NASPI has significantly contributed
in diverse areas related to synchrophasors including establishment of synchrophasor
standards, communication architectures and interoperability of different commercial
PMU based systems.
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In the following subsections, some of the key research studies are discussed, with
relevance to four of the important synchrophasor research areas.
Category 1: Synchrophasor estimation algorithms and PMU/WAMS
structural issues
SEA development contributes to the majority of research publications. There are
several research studies published by introducing new mathematical models and im-
provements to the existing models which are capable of satisfying the compliance
requirements of the IEEE std. C37.118.1. Even though this research study has not
considered any literature beyond 2014, recent IEEE and IET journals carry a sig-
nificant number of publications related to the same subject area. One of the key
contributing factors the research popularity of SEAs is mainly due to lack of infor-
mation in this regard within the IEEE std. C37.118. Although IEEE std. C37.118.1
introduces a reference model based on the quadrature demodulation (QD) technique,
the same standard does not recommend that reference model as the standard, and
encourages the researchers to develop SEAs as per the compliance requirements.
Therefore, researchers from different research backgrounds have constructed differ-
ent SEAs using several mathematical models. Discrete Fourier Transform (DFT)
[57], Kalman Filtering method [58], Phase Locked Loops (PLL) [59], Newton type
algorithms [60], QD [61], windowing techniques [62] and Prony’s approximation [63]
techniques can be highlighted as some of the popular synchrophasor estimation mod-
els. However, there are several algorithms such as half-cycle DFT method that in-
45
troduce improvements to the base mathematical model thus improving the latency
and/or accuracy of the phasor estimation. Detailed analysis of SEAs is provided
later in this chapter.
Category 2: WAMS-based dynamic/stability monitoring and
prediction
The second most popular research area is WAMS based dynamic/stability monitor-
ing and prediction. One of the major influencing factors in support for adoption of
synchrophasors in modern power networks is the capability of real-time dynamic per-
formance monitoring. Real-time dynamic stability monitoring is essential in future
distributed power networks with varying load profiles. There are several interna-
tional organisations, government bodies and academia that develop different mod-
els detailing the energy composition for the next 50 years. As per the Australian
Energy Market Operator (AEMO), the power demand from the central power gen-
eration would not significantly grow by 2040 mainly due to increased population of
distributed generation sources to the main grid and the improvements of electrical
efficiency of residential and industrial applications. AEMO forecasts that domestic
synchronised battery storage and rooftop PV would significantly contribute to the
residential power grid. Large scale battery storage projects have already been in-
troduced to the South Australian power network to improve the reliability of the
existing renewable power grid. Increased gas exports in the recent years indicate
the government policy direction towards a more distributed domestic power supply
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market. Jeppesen et al. [64] have also conducted a similar study that fundamentally
align with the findings of the AEMO report. Despite the anomalies in energy mix,
all parties agree on one important aspect of the future power networks, which is the
high penetration of distributed generation sources.
Future load profile will be complex due to increased automation of varied ap-
plications in several industries including transportation, industrial and residential
power and energy sectors. Increased population and urban sprawling would signifi-
cantly contribute to increased percentage of different types of electric vehicles (EVs)
including BEVs, PHEVs and behavioural patterns of the EV users. Azadfar et al.
[65] identify that they will be different charging methods for EVs spanning from slow
charging (Level 1) to fast charging (Level 3), and the preferred option would evolve
over the years based on penetration of EVs and market dynamics. These factors
would directly influence the load characteristics of the power grid.
The status of a wide-area power network would continuously change due to above
mentioned factors impacting the overall performance and efficiency. As a result, the
need has arisen for a reliable monitoring technology to obtain real-time dynamic
parameters of the network and take preventive actions. Synchrophasor technology
can supersede legacy monitoring systems by providing accurate estimates of the key
network parameters in a high reporting rate.
Dynamic performance evaluation and prediction has become an important re-
search area in the synchrophasor technology. However, such studies are conducted
on simulation platforms, where any intrinsic characteristics found in hardware-based
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networks including the effects of temperature and heat dissipation may not be mod-
elled.
Wu et al. [66] discuss how synchrophasor data can be used to perform stability
analysis in different contexts including distributed stability monitoring of voltage,
oscillation and phase angle. Kumar and Kumar [67] discuss the importance of PMU
placement topologies in stability monitory and introduce an optimised placement
technique based on tree search placement techniques.
Category 3: Model validation, calibration, and extraction via
PMU data
Model validation, calibration and extraction via PMU data has seen the least amount
of research publications. As Aminifar et al. [2] detail, several factors contribute in
conducting a successful model validation. Factors including difficulty in modelling
a real-world power network of laboratory scale and techno economic unfeasibility in
modelling transient conditions on a laboratory power network have adversely im-
pacted on research studies on this subject area. As a result, most of the model
validation efforts are undertaken on simulation platforms and hence, the industry
has limited confidence in adopting research findings of academia. For example, ma-
jority of commercial PMU applications use variants of DFT method as the SEA
despite known issues with the same algorithm.
However, recent years have seen an increased research output in hardware-based
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transient performance analysis. Both academia and industry have published studies
on the development of platforms that can accommodate hardware-based model vali-
dation. OpenPMU platform is an example for such hardware-based testing platform.
Laverty et al. [29] have developed this model as an alternative hardware-based test
platform for any SEA. The most recent version of OpenPMU platform is sourced from
open source hardware and software allowing researchers not to be bound by propri-
etary restrictions. While the OpenPMU platform provides means to test individual
PMUs, it cannot be used to test the performance of a fully-fledged power network.
Gurusinghe et al. [68] have also proposed synchrophasor validation platforms.
Several organisational bodies also proposed other supplementary architectures
which could be used for synchrophasor testing. Georgakopoulos and Quigg [69] de-
veloped a PMU calibration system which provides some calibration points under
steady state conditions for a 50 Hz system. This system provides precise time ref-
erence for PMUs which obtain the time reference through general GPS modules by
using the Australian BIPM, which is responsible for delivering UTC in Australia.
Such a system with high traceability in par with international standards would be
significantly impactful in performance evaluation of different SEAs.
Introduction of P-Type and M-Type synchrophasors and their respective com-
pliance requirements in 2011 has positively contributed for the increase in research
efforts in intelligent protection and measurement applications. While researchers
have developed algorithms for both scenarios, there is a lack of end user applica-
tions of synchrophasors. This indicates that the synchrophasors technology is still
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at its early growth stages, whereas industrial operators are testing the feasibility
of synchrophasor installation on power networks. Brancaccio and Cassiadoro [70]
explains that synchrophasors are predominately used as a post event analysis tool.
Increased penetration of renewable generation sources and versatile loads in the com-
ing years would compel the integration of synchrophasor data into WAMS monitoring
as a preventive mechanism and real-time decision making process. Brancaccio and
Cassiadoro [70] analyse the use of synchrophasor data in several contexts, namely
frequency monitoring, voltage monitoring, real and reactive power monitoring, phase
angle monitoring and oscillation detection. The importance of introducing a stan-
dard for WAMS monitoring under aforementioned categories are outlined and it is
identified that the unavailability of a universal WAMS monitoring standard limits
the adoption of synchrophasor applications. More details on the OpenPMU platform
will be provided in Chapter 3.
Gridtrack is another open source PMU unit [71, 72] that is developed based
on the zero crossing method, a time domain estimation technique. Zero crossing
method based phasor estimation delivers robust and efficient phasor estimation by
generating a complimentary square wave based on the incoming voltage/current sig-
nal that matches with the input frequency. However, this eliminates the possibility
of observing the impact of OBI and harmonic distortion which is required in fully
understanding the correlation with fault conditions and system performance. Even
though GridTrack is developed as an open source PMU, it is not intended for cus-
tomisations as it does not adopt a modular approach. Therefore, GridTrack is an
excellent solution as a complete PMU unit that is fully compatible with integrating
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with other open source phasor data concentrators such as openPDC [73, 74]. As an
example, GridTrack PMUs can be used to study real-time stability issues on an open
source hardware platform and thus, compare the performance of commercial PMUs
under same fault conditions.
DTU-PMU is an open source PMU developed by the centre of Electrical Technol-
ogy (CET) at Technical University of Denmark (DTU) [75], which was later tested
and installed in the Danish grid system. DTU-PMU is an open source platform
that can be used in any research study. Operating systems are Microsoft licensed
software and are not open source. DTU-PMU utilises two computers to perform
phasor estimation, where one is dedicated for sampling synchronisation and phasor
estimation while the other computer converts the measurements to standard format
and communicates to other systems. Accuracy of phasor estimation is achieved by
actively adjusting the sample time (frequency) to have a set number of sample points
(64 or 128) per complete input cycle. This reduces the phasor estimation error and
contributes to higher accuracy, specially as a simple FFT based method is used for
frequency estimation. The same computer tracks the clock rate with the universal
time coordinate (UTC) reference. This allows time synchronisation of the phasor
estimation within an error limit of 1 µs [29].
Performance comparison of the DTU-PMU against commercial PMUs provides
comparable results [75]. However, DTU-PMU does not reach same accuracy level
in phasor estimation, thus resulting increased TVE in certain test cases. How-
ever, DTU-PMU conforms to the IEEE compliance requirements within the specified
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Figure 2.5: Schematic diagram of DTU-PMU
ranges. Similar to GridTrak PMU unit, DTU-PMU is a complete PMU unit that is
not intended for customisations.
Category 4: PMU Placement Techniques
PMU placement is one of the key areas in the synchrophasor technology. The strate-
gic placement of PMUs offers the opportunity to fully observe the power network
at all times. On the other hand, strategic placement of PMUs would ensure max-
imum observability for the least amount of PMU devices.Since, PMUs are still an
expensive technology, this would ensure techno-economic feasibility of implement-
ing the synchrophasor technology. Several research studies are found to investigate
the placement of PMUs in wide-area power networks in analysing optimum PMU
placement (OPP) strategies with focus on state estimation using the synchrophasor
technology./par According to Manousakis et al. [76], OPP algorithms can be broadly
classified into two categories; numerical methods and heuristic methods. Numerical
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methods include techniques such as integer programming(IP) [77] and exhaustive
search based methods. IP is a mathematical optimisation technique that allocates
integer variables to key decision points. These models can then be further extended
to consider different contingency requirements such as line outages and communica-
tion failures. Heuristic methods include classes algorithms such as genetic algorithms
(i.e. natural selection)[78], spanning tree search [79], simulated annealing and parti-
cle swarm optimisation techniques.
Most frequently used OPP algorithms are integer programming and simulated
annealing [76]. Recently, artificial neural networks are also implemented in machine
learning environments to derive optimised PMU locations in large scale networks
with complex constraints.
Research studies have also evaluated different aspects of the OPP problem includ-
ing reliability and contingency planning [80], effects of zero-injection buses [81, 82]
and impact of outages [82]. For example, Xu and Abur [81] demonstrated an in-
teger programming based method with and without the existence of zero-injection
buses and concluded that it is possible to iteratively reduce the number of minimum
PMUs if zero-injection buses are available. Raju and Kumar [83] identify that the
requirement for developing optimal PMU placement strategies by highlighting the
techno-economic factors including observability, redundancy, installation cost and
performance.
Despite the underlying method, most of these studies converge towards similar re-
sults with respect to the location and the amount of PMU devices. On the other hand,
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some researchers have considered different network conditions (i.e. zero injection) to
restrict and condition the implementation of algorithms in finding the most effective
PMU placement strategy. By doing so,they have been able to find the best locations
for a given wide-area network; further improving the techno-economic factors. How-
ever, this kind of an analysis could be only conducted on known distributed power
networks. Therefore,most of such studies are conducted on standard test networks
such as IEEE bus systems. Consideration of standard IEEE networks has allowed
researchers to compare the effectiveness of PMU placement algorithms against each
other. However, one must not conclude the effectiveness of a PMU placement algo-
rithm based on only the result of one test system as the considered algorithm could
provide unique results due to the factors of the test system [84]. Therefore, such
research studies should be conducted on multiple test systems. Some of the factors
considered in estimating the PMU placement are Complete observability, complete
observability with N − 1 redundancy, different depths of unobservable, multi-stage
sequential placement and real-time monitoring of critical buses.
Even though OPP has been a popular research area, majority of these studies are
conducted solely based on a theoretical framework [85] and in isolation from practical
fault conditions.
2.6 Synchrophasor Estimation Algorithms
As mentioned in the previous chapter, development of SEAs has been a key research
area under synchrophasor technology. Several researchers have contributed in the
54
development of SEAs by using different classes of estimation techniques. However,
all these algorithms could be broadly divided into two main categories [86];
1. Frequency domain synchrophasor estimation techniques
2. Time domain synchrophasor estimation techniques
Time domain synchrophasor estimation techniques capture the input waveform as it
is. Estimation of the amplitude by using time domain methods is straight forward.
However, estimation of the frequency is a secondary calculation obtained by analysing
the time-period. As a result, it is challenging to estimate properties such as frequency
error and rate of change of frequency (ROCOF) that are dependent on the frequency
of the waveform. Weighted Least square (WLS) based methods [26, 27], and zero-
crossing methods [28] can be identified as time domain synchrophasor estimation
techniques.
Several classes of algorithms are found in research studies as reliable SEAs,
namely DFT technique based algorithms [87? ], Kalman Filtering based algorithms[58,
88], Phase Locked Loop (PLL) based algorithms [89], quadrature demodulation tech-
nique based algorithms [45], Windowing algorithms[90], Newton[91] and Prony’s[92]
type algorithms.
Furthermore, several researchers have also introduced improvements to the base
estimation method. For example, Half-Cycle DFT [93, 2] methods are introduced
to reduce the full cycle delay of a generic DFT model thus, improving the latency
of the synchrophasor estimation. This section briefly summarises the working prin-
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ciple of three prominent SEAs, namely the QD technique, DFT technique and PLL
technique.
2.6.1 Quadrature Demodulation Technique
QD technique is a conceptually simple yet powerful technique that is described in the
IEEE C.37.118.1 standard. Quadrature demodulation technique is comprised of two
main components; complex oscillator and low pass filtering. This technique is often
used as an amplitude modulation technique by selectively using the frequency of the
complex oscillator. In the context of synchrophasor estimation, the underlying logic
of this method is to obtain the deviation of the input frequency from the fundamental
frequency of the nominal waveform. A low pass filter could be used to filter the band
shifted upper band component.
2.6.2 Discrete Fourier Transform (DFT) based Techniques
As mentioned above, DFT has been the most popular SEA thus far. DFT based
techniques possess excellent harmonic frequency rejection capability which is one of
the most common problems in protection based systems hence, well-suited for P-
Type synchrophasors. However, the main drawback of the generic DFT model is the
associated high latency. In order to obtain a fair value for TVE and FE estimation,
it is required to consider at least one full cycle. As a result, it is difficult to support
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high reporting rates (ffps) limiting the cogency of the estimation data in protection
systems.
Improved DFT based algorithms
Several research studies introduce improved SEAs based on DFT method by elim-
inating above mentioned key deficiencies associated with the base model. Romano
et al. [94] proposed an improved DFT technique based interpolated algorithm to re-
move the effects of scattered higher order harmonic components that are greater than
the nyquist frequency of the DFT system. This method follows an iterative process
to negate the harmonic interference coming from the negative spectrum image by
comparing the highest and second highest tone magnitudes. Mai et al. [95] proposed
a short time DFT method by combining the least square method to eliminate the
effects of decaying dc components and power system fluctuations.
2.6.3 Phase Locked Loop (PLL) based Technique
PLL is a popular approximation technique known for its fast convergence capability.
Algorithms based on PLL technique are predominantly used in the area of power
electronics, especially in inverter (DC to AC converter) systems. Therefore, PLL
based methods provide a unique advantage compared to other frequency domain
methods by reducing the latency of the synchrophasor estimation, hence becoming
more appealing to protection based systems. PLL can also be used as a SEA. It
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provides a method of detecting and following the frequency from a given reference
signal (i.e. the grid). Therefore, this feature might be able to satisfy conditions for
synchrophasor estimation in which primarily focuses on the detection of frequency
and phase angle. It is expected that this algorithm can provide a more rapid estima-
tion than the previous technique. Gurusinghe et al. [96] details that a PLL technique
based synchrophasor would eliminate errors due to windowing effects, power system
unbalances and off-nominal operation, which are common issues associated with a
generic DFT based system. Several researchers have modelled SEAs based on vari-
ants of PLL principle including, Second Order Generalized Integrator (SOGI) PLL
[97], Enhanced PLL (e-PLL) and SRF-PLL with Dynamic Central frequency[98].
Karimi-Ghartemani et al. [89] developed a SEA based on an enhanced PLL (e-PLL)
technique. Conceptually, it implements two control systems, one for determination
of magnitude using proportional (K1) only and another one for determination of
frequency using PI (Kc and Ki). This enhanced PLL system eliminates the effect of
double frequency ripple which is evident in a conventional PLL system reducing the
dependency on the input anti-aliasing filter to obtain an accurate frequency estimate
[89].
2.7 Stability Analysis of Power Networks
Definition of “power system stability” has been a popular topic in the literature
with several historical references. However, some of these definitions do not identify
specific instability conditions. IEEE and CIGRE joint task forces have investigated
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such historical efforts and developed a comprehensive definition and classification of
power system stability conditions. This study identifies that power system stability
is of no difference to stability status of any dynamic system and can be constructed
based on fundamental mathematical relationships. Therefore, based on [3], power
system stability can be defined as;
“The ability of an electric power system, for a given initial operating condition, to
regain a state of operating equilibrium after being subjected to a physical disturbance,
with most system variables bounded so that practically the entire system remains
intact”[3]
This is a physically based definition that compares two states prior and post dis-
turbance. Therefore, it is easily understood and applied to practical scenarios. One
of the important aspects of this definition is the classification of “physical distur-
bance”. A power system is in a constantly changing state due to varying nature of
supply and demand. As a result, it is important to identify the tolerable region for
any given power system as it is impossible to define equilibrium as a single state for
a dynamic system with non-linear variables. This tolerable region would be depen-
dent on the available backup generation capability, nature of the loads, distribution
network and capability of the WAMS.
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2.7.1 Classification of Power System Stability
As detailed in [3], power system stability can be broadly divided in to three categories
based on three important parameters of a power network
1. Voltage stability
2. Frequency stability and
3. Rotor-angle stability
Disturbances could have varied effects on above three conditions. Based on the nature
and duration of disturbances, above stability conditions are further categorised in
to sub stability areas. Depending on the root cause or the nature of the instability
condition, the interventions for catastrophic failure prevention can be classified and
will allow fast detection.
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Figure 2.6: Classification of power system stability [3]
Rotor Angle Stability
Rotor angle stability represents the ability of all synchronous generators in a power
system to maintain synchronism between electromagnetic and mechanical torque
after a disturbance. Incapability to remain in synchronism would result in power
system blackouts. Even though rotor angle instability is a known phenomenon for
decades, its frequency of occurrence and impact has become greater than before
due to dependence of asynchronous, renewable sources in modern power networks.
Renewable generation sources are dependent on power electronics based converters to
inject power into the distribution network and thus, susceptible for lack of inertia and
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synchronising torque. Additionally, the ability to support voltage restoration after
a fault condition is comparatively lower with asynchronous sources. These factors
influence the probability of rotor angle stability in modern power systems that are
dependent on renewable sources.
Rotor angle stability can be further divided into two main areas, namely small-
disturbance rotor angle stability (small-signal stability) and transient rotor angle
stability. Small-disturbance rotor angle stability covers angle stability of a wide-area
system post a steady state disturbance in generation or load profile. In contrast,
transient stability is the study of stability of the power system following a large
disturbance such as a short circuit fault. Both these disturbances can be detected
within a short duration.
Small signal disturbance depends on the initial operating conditions. Two types
of small signal disturbance instability phenomenon could be observed [99], namely
increase in rotor angle due to lack of synchronising torque or rotor oscillations with
increasing magnitude due to lack of damping torque. Generator voltage regulators in
modern power networks largely addressed the issue related to lack of synchronising
torque. Analysis of damping torque coefficient is an established method to monitor
rotor angle stability to mitigate rotor angle oscillations [100].
Unlike after a small disturbance scenario, the power system cannot be modelled as
a linear system after a large disturbance as rotor angle in multiple generation sources
could follow nonlinear power angle relationships. The system response not only
depends on the initial conditions prior to the disturbance, but significantly depends
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on the severity of the disturbance. This form of instability can be often result in
an aperiodic angular separation which is known as first swing instability. However,
there can be large excursions of rotor angle beyond the first swing. Meegahapola and
Littler [101] elaborate that in such conditions it is essential to define rotor angles in
terms of a common reference frame as in a multi machine environment, it is highly
probable to lose stability due to angular separation of synchronous generators beyond
180 degrees. This study proposes transient rotor angle separation index (TRASI)
as defined in (2.11) for measuring the severity of maximum rotor angle difference
(MRAD) in multi-machine power systems.
TRASI =
3600 −max(δpstmaxd)
3600 − δpremaxd
(2.11)
δpstmaxd and δ
pre
maxd
represent post and pre-disturbance MRAD. As per the above equa-
tion, TRASI is an index which varies between 0 and 1, values closer to 1 are more
stable. Munkhchuluun et al. [102] have used the same index to estimate the impact
on rotor angle stability with high solar-PV penetrated power networks. It is shown
that greater the penetration of solar-PV generation, higher the transient rotor angle
instability.
Frequency Stability
Frequency stability can be defined as the capability of a wide-area power system to
maintain the steady state nominal frequency, following a severe fault condition [103].
Inability to maintain the steady state frequency would result in unintentional loss
of loads in efforts to achieve balance between generation and load. Frequency of a
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power system is rarely affected by steady state (small) disturbances and therefore,
frequency stability is only analysed with respect to large disturbance that may have
either short and long durations.
Penetration of asynchronous renewable energy sources significantly impacts the
ability of a system to maintain steady state frequency following a severe fault con-
dition, and may include fault conditions such as failure of generators, short circuit
faults in major transmission links and sudden increases in load profiles. Frequency
instability is identified as one of the key considerations in integrating distributed en-
ergy sources such as wind power plants into conventional power systems. Typically
wind plants are unable to provide inertial response as conventional power plants as
they are connected to the grid via power electronic converters.
As Ulbig et al. [4] details, a traditional frequency recovery process after a transient
event can be separated to four stages:
1. Inertial response
2. Primary frequency control
3. Secondary frequency control
4. Tertiary frequency control
Inertial response is inverse to the frequency deviations due to transient conditions and
supported by the conventional power plants. Then the governor emulation changes
the real power output based on instantaneous and nominal value of frequency, thus
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reaching the steady state frequency in the stage of primary frequency control. Au-
tomatic generation controller then minimises the error between nominal and steady
state value of frequency in secondary frequency control. Tertiary control stage is a
manually implemented active power dispatch [4]. These four stages are detailed in
Fig. 2.7.
Figure 2.7: Classification of Traditional Grid Frequency Control[4]
Wazeer et al. [104] have studied the impact of penetration of wind power gener-
ation sources on frequency stability and proposed a PID controller for such power
networks which can emulate the response of conventional power plants to support
the frequency uplift in the inertia response stage.
Voltage stability
Voltage stability is another important aspect of overall power system stability. Per-
haps, voltage instability can be identified as the most accounted instability condition
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thus far across the globe. Many historical catastrophic events are connected with
voltage instability.
Voltage stability can be defined as the capability of the overall power network
to maintain voltage in all Busbars in a state of equilibrium under normal operating
conditions and regain state of equilibrium after a fault condition within an acceptable
time duration [3]. Voltage instability impact cumulative load centres resulting in
excess energy consumption than that is available in the generation and transmission
systems. Study of voltage stability could be broadly categorised in to two categories:
1. Stability under small disturbances
2. Stability under large (transient) disturbances
Analysis of real-time voltage stability under transient load conditions of high interest
due to the significance of such fault conditions in the initiation catastrophic fault
conditions.
Even though, traditionally voltage stability is thought as a phenomenon that
occur due to loss of a major generation source, failure in major interconnection or
heavy dependence of shunt capacitor based compensation; modern context present
more complex causes such as power networks being operated closer to stability mar-
gin (e.g. at high loadability), increased peak consumption and uncertainty of renew-
able generation sources [105]. Another factor contributing to voltage stability is the
inability of the system to meet reactive power demands.
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2.7.2 Real-time Stability Assessment
Real-time or on-line stability assessment is a recent development in power networks
[106]. Traditional SCADA based WAMS only allows stability assessment of processed
data or delayed samples. This delay is dependent on the capability of the SCADA
system. However, most modern SCADA systems record a delay of few seconds. How-
ever, with the emergence of synchrophasors scope and purpose of real-time stability
assessment has significantly changed. Due to superior capabilities of PMU based
WAMS, stability can be assessed in near real-time and therefore, stability assess-
ment based on PMU data is commonly referred to as “on-line stability assessment”
[107].
real-time stability assessment has become critical in the context of modern power
networks. real-time stability assessment allows power system operators to detect
transient conditions which may potentially propagate into network wide catastrophic
conditions. The power system may operate close to stability margins and tripping
points mainly due to economic factors [14]. Complexities in distributed generation,
transmission over long distances and characteristics of load profiles also contribute
to the same phenomenon. Therefore, modern WAMS are also used with systems
that identify and activate protection systems in the event of any transient event.
Such early detection allows activation of protection techniques and measures such as
managed load shedding in timely manner. Therefore, real-time stability assessment
is often discussed in the context of transient conditions rather than steady state
conditions.
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Many of the existing stability assessment techniques can not be directly applied
as real-time stability assessment techniques, mainly due to computational delay asso-
ciated with such methods.Power flow analysis-based voltage stability indices (VSIs),
such as Jacobian matrix singular values and low flow analysis are some examples
to these techniques, which require computation of secondary parameters (not di-
rectly measured by PMUs) and therefore, involves significant computational delays.
On the other hand, direct measurement-based indices are unable to comprehensively
describe the instantaneous status of an observed busbar under a fault condition [108].
Moreover, data quality of PMU measurements directly impacts on the accuracy
of RSAAs. Poor data quality, which could be resulted due to weak SEAs, mandates
having high tolerances for data errors, thereby impacting on the sensitivity of the
stability assessment. Wu and Xie [109], proposes a framework for online detection
of data errors in synchrophasor measurements by using a density-based local out-
lier detection algorithm. This algorithm compares relative significance of a reported
data spike of a given PMU compared to all other PMUs of the system in real-time
and identifies anomalies. Even though, this method does not require any prior infor-
mation on system modelling and topology, it requires to define the error tolerance,
which may require some knowledge about the system.
Real-time stability assessment allows power system operators to detect transient
conditions which may potentially propagate into network wide catastrophic condi-
tions at their initial stages and within manageable stability margins[110]. Such early
detection allows activation of protection techniques and measures such as managed
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load shedding in timely manner.
2.8 Summary
An overview of diverse challenges in modern power networks have been presented
in this chapter. These challenges include changing nature of generation sources,
load profiles and other economic factors. Criticality of uninterrupted reliable power
supply has been explained.
real-time stability assessment of power networks is identified as a priority in
modern wide area power networks. Suitability of the synchrophasor technology is
studied in the context of real-time stability assessment. Thereby, synchrophasor
technology is identified as the most suitable WAMS technology.
This literature review also explores the sub categories of research areas within
the body of research on synchrophasor technology performed to-date. Research gaps
in synchrophasor standardisation, model validation and RSAAs have been discussed
and forms the research questions of this thesis. The synchrophasor technology is
appraised as a formidable real-time stability assessment technique.
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CHAPTER 3
METHODOLOGY AND KEY CONCEPTS PRESENTED IN THE
THESIS
3.1 Introduction
Real-time stability assessment of modern wide-area power networks is paramount
importance in the context of power system monitoring and control. As of today,
synchrophasor technology is the most capable and efficient WAMS that enables reli-
able monitoring and control of modern wide-area power networks. Chapter 2 detailed
emerging trends in synchrophasor technology with special reference to real-time sta-
bility assessment.
3.1.1 Structure of Chapter
This chapter provides a high level description of key research components and con-
tributions of this thesis. Furthermore, logical interrelationships between research
components will be diagrammatically presented, while providing references to key
theories, principles and standards that were referred in this thesis. Organisation of
this chapter can be categorised into three main areas, based on three key research
contributions;
1. Development of improved synchrophasor models
2. Comparative analysis of prominent synchrophasor estimation algorithms (SEAs)
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3. Real-time stability assessment of power networks by using PMU networks
3.2 Development of Improved Synchrophasor Models
3.2.1 Requirement for Improved Synchrophasor Models
Literature review clearly established that the development of SEAs has been the
most prominent research area, within the broad spectrum of research areas related
to synchrophasor technology. SEA research encompasses the development of effi-
cient methods for phasor estimation with improved accuracy, and testing of such
synchrophasor models against universally accepted standards, such as the IEEE std.
C37.118.1. Several research studies proposed synchrophasor models based on many
different mathematical models, including definitive and approximation techniques.
However, the validation of these diverse models has been a challenging task due to
many reasons; such as lack of comparative studies comparing the performance of syn-
chrophasor models, discrepancy in model validation where plethora of PMU models
each claiming to be the superior model, and unavailability of an established refer-
ence model. Among these issues, unavailability of an established reference model
is a key issue that limits the adaptation of synchrophasor standards into practical
applications.
IEEE std. C37.118.1 presents quadrature demodulation (QD) technique as a fea-
sible SEA, and provides a high level overview of viable P-Type and M-Type PMU
models based on the QD technique. Even though, this standard does clearly mention
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that these models are only reference models, many research studies compared the per-
formance of novel PMU models against these reference models [111]. Furthermore,
some research studies implemented these reference models in extended applications.
Other research studies have used commercial PMU models for the purpose of per-
formance comparison, despite such commercial PMUs not being reference models
[20]. Irrespective of the above cases, these reference models fail to achieve compli-
ance against several test cases (especially dynamic test cases) specified in the same
standard. Therefore, unavailability of an established reference model is identified as
a key research gap.
3.2.2 Selection of a SEA for Reference Models
As highlighted in Chapter 02, literature provides references to SEAs based on di-
verse mathematical models. Selection of one SEA over other for reference models
is a challenging task. Therefore, a detailed analysis was carried out by comparing
the applicability of prominent SEAs. According to this analysis; QD, DFT and
PLL algorithms were short listed as potential algorithms. Several research studies
often selected one-cycle DFT algorithm as a reference algorithm when comparing
performance of novel SEAs. Even though, DFT is often selected as a reference algo-
rithm and sometimes used in commercial PMUs, its performance does not guarantee
an accurate estimation, specially under transient conditions with changes in input
frequency. Hence, it is required to select an improved DFT algorithm, such as a two-
cycle DFT with a weighted windowing function, to accommodate such variations.
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However, this adds group delay to the estimation. A comparative study conducted
by Castello et al. [112], illustrates that DFT algorithms record highest TVE errors.
Therefore, DFT based algorithms were excluded as a candidate for reference algo-
rithms. PLL is often identified as a fast-iterative approximation technique which is
an ideal candidate for estimating phasor values under transient conditions. Superior
approximation capabilities of PLL based algorithm is prominently evident under a
dynamic condition, compared to a static fault condition [113]. However, success-
ful implementation of a PLL based model requires high computational efficiency as
derivative calculations are made iteratively. Furthermore, the accuracy of estima-
tion depends on the availability of a robust band-pass filter at the input. Macii
et al. [114], analysed the requirement for P-Type and M-Type filters for quadrature
demodulation based PMU models. This study finds that QD technique can be used
for efficient approximation of phasor values, given that optimised quadrature filters
with narrow transition bands are used. Therefore, QD technique was selected as the
reference SEA. In addition to being a mathematically feasible option, QD is also
selected in the reference models mentioned in the IEEE std. C37.118.1/1a.
3.2.3 Quadrature Demodulation Filter Design
The primary objective of Chapter 04 is development of improved SEAs based on the
QD technique. Fig. 3.1 illustrates the organisation of Chapter 04.
On of the key changes introduced in the IEEE std C37.118.1 (2011)[5] was the
introduction of two performance classes of PMUs, which defined two distinct appli-
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cation classes for PMUs, protection and measurement.
As shown in Fig. 3.1, Chapter 4 proposes PMU models for both P-Type (pro-
tection) and M-Type (measurement) models. For M-Type, two reference models
are proposed, where one model is implemented based one the Parks-McClellan (PM)
technique and the other model is implemented based on windowing techniques, specif-
ically by implementing a modified Blackman-Harris Gaussian (BG) window. M-Type
PM reference model is optimised for conditions with high out-of-band interference
(OBI), and M-Type BG window based reference model is optimised for conditions
with high harmonic distortion. On the other hand, P-Type model is developed based
on the PM technique. Section 3.2.3 provides an overview of the PM algorithm and
windowing techniques used for QD filter design in this thesis. Moreover, Chapter 04
discusses specific modifications introduced into these techniques in detail, including
improvements to the input filtering process, mathematical relationship of the signal
sampling process and improvements to the rate-of-change-of-frequency (ROCOF)
error (RFE) estimation process.
Performance of proposed models is validated by evaluating the compliance in both
steady state and dynamic test cases against the IEEE std. C37.118.1a (2014) [115],
the latest sycnhrophasor standard. Requirement for further testing of these models
under practical fault conditions beyond IEEE specified test cases is also identified.
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Figure 3.1: Structure of Chapter 04: Improved synchrophasor models based on the
IEEE std C37.118.1/1a.
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QD filters could either be designed as finite impulse response (FIR) filters or
infinite impulse response (IIR) filters. However, FIR is the most suitable filter type
for designing stable and reliable filters, which provide precise frequency response and
consistent delay characteristics. Another advantage of FIR filters compared to IIR
filters, is the possibility of obtaining a linear phase response, which is an essential
requirement for phasor estimation.
However, the performance of a generic FIR filter would not be sufficient for the
QD process. There are several methods that can be used to improve the accuracy
and the frequency response of a FIR filter. Among them, windowing techniques and
PM method are prominent techniques.
3.2.4 FIR Filter Design Techniques
FIR Filter Design based on Windowing Techniques
Windowing techniques are a feasible method of realising filter approximations of ideal
filters [116]. This section details technical details of different windowing techniques.
Frequency response of an ideal low pass filter (LPF) can be mathematically shown
as;
H(ω) =

1 | ω |< ωc
0 else
(3.1)
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Where, ωc is the cut-off frequency.
The corresponding time domain response is an infinite Sinc function which is char-
acterised by (3.2);
h[n] =
1
2pi
+ωc∫
−ωc
expjωn dω (3.2)
However, it is impossible to develop an infinite time domain FIR filter block by using
unit time delays. Therefore, it is required to introduce a windowing function which
would implement part of the time domain response with minimum distortion in the
frequency domain. The modified time domain response is shown in (3.3);
¯h[n] = h[n− M − 1
2
] ·W [n] (3.3)
Where, W [n] represents the windowing function in the time domain.
Design of windowing functions has been a widely researched topic in the field of digital
signal processing, since FIR filters are used in several applications beyond power
systems [61]. As a result, literature is populated with numerous windowing based
filter design techniques that are suited for specific use cases. Hence, selection and
implementation of the most suited windowing function according to the application
is salient to ensure desired level of accuracy and latency. Following section introduces
some of the prominent windowing techniques;
Triangular Window is used in the reference P-Type PMU model mentioned in
the IEEE std. C37.118.1. Triangular window is a simple, symmetrical windowing
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technique characterised by (3.4);
w[n] = 1−
∣∣∣∣∣n− N−12N−1
2
∣∣∣∣∣ , n ∈ 0, N − 1 (3.4)
It should be noted that by changing N in the denominator in (3.4), slightly different
versions of triangular window can be implemented with different main lobe and side
lobe characteristics. The shown version of the symmetrical triangular window can
be considered as the convolution of two rectangular windows of length (N−1)/2 and
therefore, main lobe of this triangular window is as twice as much in length to that
of a respective rectangular window. This also allows better attenuation compared to
a rectangular window.
Hann Window is a popular windowing technique with moderate transition band-
width, overshoot and gradual decay of side lobes. Therefore, Hann window has more
desirable characteristics in the attenuation of high frequency components. However,
Hann window contains significant side lobes next to the main lobe. As a result,
frequencies near the transition band would not effectively be attenuated. If used as
a QD filter, frequencies in the range (approximately) of 40 < f < 120 would not be
adequately attenuated, resulting undesirable fluctuations in the phasor estimation.
Hann window can be mathematically represented as in (3.5);
w[n] = 0.5
(
1− cos(2pi n
N
)
)
, 0 ≤ n ≤ N (3.5)
Many researchers have proposed extensions to standard filter windows such as Hann
window to optimise it’s response specially near main lobes. A modified filter is
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proposed in [117] by combining Kaiser and Von-Hann windows, which states to
outperform generic filters such as Kaiser, Hann and hamming windows.
Hamming Window is another popular window type, which follows a sinusoidal
shape. Unlike Hann window, Hamming window does not reach zero in the time
domain, which allows some discontinuity. This converts to a more desirable side lobe
attenuation profile. This is a favourable condition for a QD filter, since it would
be possible to control attenuation level near the transition band, thereby being able
to reduce undesirable fluctuations in the phasor estimation. However, Hamming
window still has a wide pass and transition band that limits the usability in the
context of M-Type Filters. Hamming window can be mathematically represented as
in (3.6)
w[n] = 0.54− 0.46 cos(2pi n
N
), 0 ≤ n ≤ N (3.6)
Literature provides references to filter designs based on modified Hamming windows
such as combined Cosh-Hamming window [118] that recorded better results compared
to each of the founding window types.
Fig. 3.2 illustrates a comparison of the above three window types, Hamming, Hann
and Triangular. As per Fig. 3.2, Hamming window records the maximum attenuation
in the first side lobe, and then reaches a comparatively steady attenuation across the
stop band. Hann window displays progressively reducing stop band attenuation.
Triangular window records lowest attenuation in the first side lobe and then follows
a similar trend to Hann window.
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Figure 3.2: Comparison of windowing methods - Hamming, Hann and Triangular.
Other Window Techniques As per the above discussion, it is evident that FIR
filters can be developed based on different windowing techniques. The performance
of the FIR filter will then depend on the frequency response of the selected window.
Generic windows (including the ones described above) are suited for basic applica-
tions. In cases where a specific frequency response is required, custom built window
techniques are preferred.
Adaptive or parametrisable windows are more versatile than fixed filters [119].
DeGraaf [120] proposed a class of adaptive weighting functions based on minimum
variance method (MVM) [121] which reduces side lobes, noise and interference in
Fourier data. The existing MVM method indirectly optimises filter response by es-
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timating real-valued spectral density function and then, reduce side lobes whereas
proposed adaptive technique directly realises complex-valued Fourier transform to
reduce side lobes. Some studies proposed adaptive filters to adapt to varying input
rates [122]. Even though, such applications are not in the scope of present imple-
mentations of PMU based assessments, such varying input rates are a possibility in
future smart-grid based systems.
Comparison of Windowing Techniques Following table compares above de-
tailed windowing techniques, in the context of applying these windowing techniques
in the QD filter of a PMU device.
Table 3.1: Comparison of Windowing Techniques
Advantages Disadvantages
Hann Window High stop-band attenuation
- high frequency compo-
nents are effectively filtered
Presence of significant side
lobes - susceptible for OBI
Symmetrical filter - uniform
frequency response in the
passband
Limited design flexibility
Hamming Window Low side lobes - better
attenuation near transition
bands
comparatively low stop-
band attenuation - fluc-
tuations in the phasor
estimation (specially pha-
sor magnitude)
Symmetrical filter - uniform
frequency response in the
passband
Limited design flexibility
Triangular Window Symmetrical filter Limited design flexibility
Significant transition band -
non linear response
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FIR Filter Design based on Parks-McClellan Technique
Parks-McClellan (PM) algorithm was developed by McClellan and Parks [123] in
the early 1970s’, during an era where FIR based filter design was a fancied research
topic. PM algorithm is a modified version of the Remez Exchange algorithm. PM
algorithm is an iterative FIR filter design technique which aims to minimise the
error between specified and derived response in each iteration, following a Chebyshev
approximation. Chebyshev approximation is used as it offers an Equiripple response
which allows minimisation of error in both pass-band and stop-band. Maximal ripple
(MR) algorithm was presented as an efficient way of following a threshold alternating
error value. Alternation theorem can be defined as in (3.7);
E(ωm) = −E(ωm+1) = γ(−1)ke (3.7)
Where, E(ωm) is the magnitude of the error created by m
th ripple at ω angular
frequency, e is the error margin and γ ∈ ±1.
However, MR algorithm does not specify the boundary conditions for pass-band
and stop-band, and therefore, filters based of MR algorithm contain inconsistent
transition bands. Furthermore, MR algorithm used a modified version of Remez
algorithm for the approximation of filter response, but without any specific reason.
Considering these factors, McClellan and Parks [123] came up with PM algorithm
specifically designed for band pass filters. PM algorithm can be summarised as
follows [124];
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1. Selection of initial frequency vector – Initial frequency vector should be selected
by identifying key frequencies of interest 0 < ωk < pi, k ∈ 0, n+ 1
2. Approximate filter response (Chebyshev approximation) as per the ideal (or
target) frequency response (T (ω)), filter order (n) and weighted function (W (ω))
3. Derive the error function E(ωk) = T (ω)−W (ω)
4. Determine local extrema over ω ∈ 0, pi where | E(ω) |> e
5. Update the frequency vector (inclusive of extrema frequencies) and perform
interpolation 0 < ω
′
k < pi, k ∈ [0, n+ 1]
6. Convergence test – if the error deviation is within the error threshold eτ , then
derive the filter coefficients satisfying filter response (Otherwise, repeat above
steps)
max|E(ω′k)|−min|E(ω
′
k)|
max|E(ω′k)|
≤ eτ
FIR Filter Design based on Neural Networks
Recently, neural networks based non-linear filter design techniques are widely pro-
posed in the literature. Bhattacharya and Antoniou [125] proposed a Hopfield type
neural network which aims to construct the energy function of the network to the
error function of the filter design. Convergence of the neural network provides the
optimal solution for FIR filter design. Neural network model is proposed for arbitrary
magnitude and phase response in [126].
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3.2.5 Selection of the Simulation Platform
Testing and verification of synchrophasor models are mainly performed on simulation
platforms due to infeasibility of testing in online power networks. Even though, it
is difficult to address all dynamic variables that are present in a hardware based
system, simulation based testing provides a reliable estimate into key dependencies
and system performance. Furthermore, simulation platforms are pilot platforms that
enable researchers to optimise complex models prior to implementing in real-world
applications. Therefore, improved synchrophasor models are first developed and
tested in simulation platforms.
There are several simulation platforms that support modelling of systems that op-
erate in significantly high reporting rates and in near-real time. MATLAB Simulink,
National Instruments LabVIEW and DIgSILENT PowerFactory are three leading
simulation platforms which offer extended capabilities in performing such simulation-
based studies. This study is conducted on MATLAB Simulink platform considering
the interdisciplinary nature of this thesis, where both digital signal processing com-
ponents and power system components were equally important in implementing and
testing of these models.
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3.3 Performance Comparison of Prominent Synchrophasor
Estimation Algorithms
Chapter 05: Comparison of prominent SEAs on simulation and hardware platforms
is composed of two main areas as detailed in Fig. 3.3; identification and development
of prominent SEAs, and performance comparison of prominent SEAs on simulation
and hardware platforms.
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Figure 3.3: Structure of chapter 05: Comparison of prominent SEAs on simulation
and hardware platforms. 86
As detailed in Fig. 3.3, upon selection of prominent SEAs, their performance is
compared in both simulation and hardware platforms. Performance comparison of
SEA on a hardware platform is a significant research contribution as many compar-
ison studies are only performed in simulation platforms.
3.3.1 Selection of Prominent Synchrophasor Estimation Al-
gorithms
As detailed in Chapter 2, references to different SEAs is not a rarity in the literature.
In high-level, all such SEAs can be broadly categorised into two classes, time domain
based methods and frequency domain based methods. Frequency domain based
methods have been more popular compared to time domain based methods, as there
are many feasible approaches to estimation of frequency in the frequency domain. For
the scope of this thesis, three SEAs (QD, PLL and DFT) are selected for comparison
where a detail discussion is provided in Chapter 05, elaborating the process followed
in the selection process. Following section provides a brief introduction to these three
methods.
Quadrature Demodulation Technique
As previously discussed, reference synchrophasor models in the IEEE std. C37.118.1
are developed based on the QD technique. This technique closely relates to Fourier
analysis. The principle of QD technique is to multiply the input signal with the
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complex fundamental signal so that two modulated components are generated, where
down-converted modulation signal contains the instantaneous frequency deviation
from the fundamental frequency. This principle can be mathematically explained as
follows; Assuming the angular frequency of the input signal as ωi and the modulating
frequency of the complex oscillator as ω0 (50 Hz), the resulting signals at points X
and Y would bear the equations (3.8) and (3.9).
A cos(ωit)× cos(ω0t) = A
2
cos[(ωi − ω0)t] + cos[(ωi + ω0)t] (3.8)
A cos(ωit)× i sin(ω0t) = iA
2
sin[(ωi − ω0)t] + sin[(ωi + ω0)t] (3.9)
Where, ωi and ω0 represent input and fundamental frequency.
As per (3.8) and (3.9), both real and imaginary modulated signals contain a down-
converted frequency component and up-converted frequency component. Therefore,
a carefully calibrated LPF could be used to isolate the down converted frequency
component, which effectively represent the instantaneous frequency deviation of the
input frequency from the fundamental frequency. This measurement conjugated
with adjacent measurement could be further processed to obtain rate of change of
frequency (ROCOF). By combining real and imaginary components, it is also possible
to obtain the phase and amplitude deviation.
QD technique based phasor estimation can be graphically illustrated as in Fig. 3.4;
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Figure 3.4: Architecture of the QD technique based phasor estimation.
As detailed in Fig. 3.4, a LPF is required to isolate the frequency difference
component produced by multiplication with the complex fundamental signal. Design
of this LPF, i.e. QD filter, directly impacts on the accuracy of the phasor estimation.
The input frequency can be expressed as:
ωi = ω0 ±∆ (3.10)
Where, ∆ represents the frequency deviation from the fundamental frequency (ω0).
Considering (3.10), the up-converted frequency component will be positioned at
2ω0 ± ∆ Hz, which is effectively ±∆ Hz at the first harmonic frequency and has
a magnitude exactly similar to the down-converted frequency component. Hence,
it is extremely important to take appropriate methods to minimise the effect of
up-converted frequency component. Thilakarathne et al. [45] presented a Parks-
McClellan method based filter design to minimise this effect. Design of QD LPFs
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will be extensively explored in Chapter 04, since the same method is used for design-
ing of improved reference models.
Discrete Fourier Transform (DFT)
Literature review has already established that DFT is a popular SEA, specially in
commercial PMU models. The basis of DFT method is to convert any periodic
signal into sum of a constant and set of sine and cosine functions. In the context
of synchrophasors, DFT method could be used to identify the dominant frequency
component and the respective magnitude.
The DFT conversion can be mathematically represented as follows;
F [n] =
1
N
N−1∑
k=0
x[k]e−
j2pink
N , n ∈ 0 : N − 1 (3.11)
Where, N is the DFT length and x[k] is the magnitude of each frequency component.
One of the key assumptions made in DFT based methods is to consider the input
signal to be a perfect periodic signal which repeats over and over again. Therefore,
DFT would be ideal for a system with a constant input frequency. Even though an
ideal power system operates at a steady fundamental frequency, a practical power
network may contain fluctuations in the input frequency over the time. These fluctu-
ations in the input frequency result in erroneous estimations of the frequency when
calculated by a standard DFT system. This is happened due to change in the number
of samples entered into the DFT system.
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For example, considering an input system with a fundamental frequency of 50 Hz
and a sampling frequency of 800 Hz; if the DFT length is a full cycle, 16 samples are
processed by the DFT system at once. However, if the input frequency is deviated to
52 Hz, then the number of samples processed would be 15. Therefore, the processed
segment of the signal is not a full periodic cycle. Such discontinuities are processed
as high frequency components by the DFT system, and are well above the Nyquist
frequency of the DFT system. This results in spectral leakage in the first half of
the frequency spectrum, up to half of the sampling frequency, which converts to
erroneous phasor estimation.
Windowing is a technique used to minimise the effects of such discontinuities.
Windowing is often performed in parallel with the DFT estimation. A Windowing
function can smooth the boundary components and thereby, minimise any disconti-
nuities.
F [n] =
1
G
N−1∑
k=0
x[k]e−
j2pink
N .W [k], n ∈ 0 : N − 1 (3.12)
Where, G is the sum of coefficients of the windowing function W [k].
Selection of the windowing function is dependent on the characteristics of the input
system such as power system oscillations. Some of the general-purpose windowing
functions are hann window and Hamming window. Even with above mentioned
improvements it is difficult to develop a basic DFT based SEA to suffice all the
technical requirements while not reaching practically infeasible values for sampling
rates and frequency resolution.
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Phase Locked Loops
Several researchers have modelled SEAs based on variants of PLL principle including,
second order generalised integrator (SOGI) PLL [97], enhanced PLL (e-PLL) and
SRF-PLL with dynamic central frequency [98].
Karimi-Ghartemani et al. [89] developed a SEA based on an e-PLL technique.
Conceptually, it implements two control systems, one for determination of magnitude
using proportional (K1) only and another one for determination of frequency using
PI (Kc and Ki). This enhanced PLL system eliminates the effect of double frequency
ripple which is evident in a conventional PLL system reducing the dependency on
the input anti-aliasing filter to obtain an accurate frequency estimate [89]. The cost
function of this algorithm is defined as the difference between the measured and
filtered signal (as in (3.13)) and then, proceeded to minimise the error by using the
gradient decent method.
J =|| u(t)− ¯u(t) ||2 (3.13)
Where u(t) is the filtered signal and ¯u(t) is the measured signal.
Above notation is given for a three phase system. According to Fig. 3.5, the error
signal is produced by comparing the instantaneous input signal and corresponding
regenerated input signal. Even though, the above figure is developed for single phase,
it could be easily extended to a three-phase model.
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Figure 3.5: e-PLL architecture for estimation of amplitude, phase angle and fre-
quency.
3.3.2 Selection of Hardware Platforms
As per the detailed discussion provided in Chapter 2, development of hardware plat-
forms for PMU model validation remains one of the least explored areas. OpenPMU
[29], Grid-Track and DTU-PMU [75] are few of the available hardware platforms and
hardware based PMU models. Out of these options, OpenPMU is a comprehensive
modular open source platform and therefore, more suited as a hardware platform for
the purpose of comparing arbitrary PMU models developed based on different SEA.
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OpenPMU Platform
OpenPMU is a modular open source platform developed by Laverty et al. [29, 21],
for development and testing of phasor measurement units (PMUs). This platform
has three main units; data acquisition, signal processing and telecommunications.
The modular approach adopted in the OpenPMU system allows concatenated devel-
opment and testing of specific aspects of synchrophasor estimation. Each of these
units are customisable, and depending on the requirement any default module can be
used with the tested or modified unit. For example, OpenPMU provides an excellent
platform to test any SEA on hardware, whereby using the default data acquisition
and telecommunication units of the OpenPMU system. Fig. 3.6 is a schematic
representation of the OpenPMU platform as detailed in [29].
Figure 3.6: Schematic diagram of the OpenPMU system.
A significant barrier faced by many researchers is the proprietary protocols and
closed ecosystem used by commercial PMU manufacturers. As a result, many re-
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search studies are limited to simulation-based testing, which does not allow modelling
of precise and realistic conditions affecting synchrophasor estimation. Therefore,
many breakthrough research studies do not realise the true potential, and translate
into commercial models. That is where systems like OpenPMU platform plays a
significant role by enabling such research to be conducted on a hardware platform
under practical power network fault conditions.
Early versions of the OpenPMU platform was dependent of commercial hardware
and software modules offered by National Instruments, which somewhat limited the
accessibility of the OpenPMU platform for many researchers. The subsequent ver-
sions were developed with open source units for data acquisition. Even though,
OpenPMU platform provides a feasible analytical platform, the same does not in-
clude an input system where required fault conditions can be modelled and feed
into the OpenPMU system. Therefore, a laboratory scale, versatile input system is
required for generating input conditions.
3.3.3 Requirement for a customised signal generator
The existing hardware based PMU test platforms are developed based on the assump-
tion that there are feasible methods for generating input test signals. However, a
comprehensive evaluation of synchrophasor models require modelling of both steady
state and dynamic test conditions as specified in the IEEE std. C37.118.1/1a. These
test cases consist of range of conditions that are quite difficult to be generated by
using commonly available signal generators. For example, test cases for harmonic
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distortion and measurement of bandwidth involve custom input conditions that are
not impossible to generate using any standard signal generator.
Input conditions needed for the measurement of bandwidth is given in (3.14).
This is a quite complex signal and impossible to generated by generic laboratory
scale signal generator.
X = Xm[1 + kx cos (ωt)]× cos
[
ω0t+
2pin
3
+ ka cos (ωt− pi)
]
; n ∈ [−1, 0, 1] (3.14)
Where, kx is the amplitude modulation factor and ka is the phase modulation factor.
Therefore, availability of a versatile custom input system is one of the key requi-
sites for conducting of a comprehensive hardware based synchrophasor evaluation.
Chapter 5 presents a methodology for developing a comprehensive input system, ca-
pable of producing all test signals, based on the sinusoidal pulse width modulation
(SPWM) technique.
SPWM Technique based Input System
Even though simulation platforms are capable of generating exact test conditions
as specified in the IEEE std. C37.118.1, these simulated signals are difficult to be
transferred onto hardware based data acquisition systems. The main challenge lies in
the integration of data acquisition units to computers, as computer only work in the
digital domain. Therefore, simulated signals are required to be generated as digital
signals and then, those digital signals should be converted back to analog signals to
feed into hardware test platforms. Even though there are many techniques used for
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converting an analog signal to a digital signal, sinusoidal pulse width modulation can
be considered as a highly efficient technique.
Sinusoidal PWM (SPWM) is a modulation technique predominantly used in in-
verter applications for harmonic reduction [127]. Furthermore, SPWM is also used
in motor control and power electronic converters [128, 129].
Figure 3.7: Operating principle of SPWM technique.
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A SPWM signal is a digital output with constant amplitude, but with changing
duty cycle that represents a sine wave based on the width of the pulses (duty cycle).
Width of these pulses are determined by the crossover of the input signal (modulating
signal) and the triangular signal (reference signal) as detailed in Fig. 3.7. As a
result of SPWM conversion, a digital output is created which represents the input
signal. Accuracy of this approximation could be improved by increasing the number
of times where reference signal crosses over the input signal. This is referred to as
the resolution of the SPWM system (3.15).
R =
ft
finput
(3.15)
Where ft is the reference frequency and finput is the input (modulating) frequency.
3.4 Real-time Stability Assessment of Power Networks by
Using a Synchrophasor Network
Real-time stability assessment of wide-area power networks is presented as a key
focus area of this thesis. Chapter 6 extends the contributions of Chapter 4 and
Chapter 5, by incorporating key findings of these two chapters into a detailed study,
which evaluates the impact of SEAs on the real-time stability assessment of wide-
area power networks under practical fault conditions. Chapter 6 consists of five key
interdependent components that contributes this objective.
Fig. 3.8 graphically illustrates relationships between these components.
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Chapter 2 included a high-level assessment of stability issues in wide-area power
networks. In Chapter 6, a focused study is conducted to identify critical short-term
and transient fault conditions that affects real-time stability of wide-area power net-
works. Upon identification of these fault conditions, standard wide-area network
models (i.e. IEEE bus systems) are studied in order to identify viable network mod-
els to be developed on simulation platforms. Identified fault conditions are then
modelled on these standard network models. On the same network models, a PMU
based WAMS is constructed, so that critical parameters could be assessed under
fault conditions by evaluating variations in synchrophasor measurements. Selection
of optimal locations for integrating PMU devices is conducted by implementing an
optimal PMU placement (OPP) algorithm. An improved real-time stability assess-
ment algorithm (RSAA) is implemented to efficiently predict the reliability status of
the power network.
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Figure 3.8: Structure of Chapter 06: Real-time stability assessment of power net-
works by using a PMU network.
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3.4.1 Identification of fault conditions
As highlighted in Chapter 2, power network fault conditions can be categorised into
many different types. Impact of faults can be either short-term or long-term. Even
though, synchrophasor technology can be as effective as any other WAMS technology
for assessment of long term stability issues, present techno-economic feasibility of
PMU networks make a better case for short-term (specifically for real-time) stability
assessment. For the scope of this study, three main fault types (transmission fault,
generation outage and load disconnection) are selected covering prominent types of
fault conditions, and their impact on voltage and frequency stability is analysed.
A detailed description of selected fault conditions is provided in Chapter 6.
3.4.2 Laboratory scale wide-area networks
Modern wide-area power networks could be significantly complex in terms of gen-
eration, transmission and distribution aspects. There are several standard network
models developed to model such wide-area power systems. IEEE bus systems are
such standard topologies used by both academia and industry, to model power net-
works and analyse performance under different test criteria. Models such as IEEE
5-bus system offers a simple network architecture while models such as New England
39-bus system offers a relatively complex network architecture. These network ar-
chitectures are not only used for synchrophasor estimation, but they are also utilised
for several other purposes, such as load flow analysis and grid connection.
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Even though, a hardware based test network would have provided more detailed
insight into impact of fault conditions, this study only considered a simulation based
environment for real-time stability evaluation. Implementing a wide-area power net-
work could be any arbitrary configuration. However, selection of such an arbitrary
network provides little benefit to the literature as the results would only be relevant to
the test environment. Therefore, selection of industry standard wide-area network
is identified as a key criteria, thus, IEEE test systems are selected for simulation
studies.
First iteration of this study was conducted on a IEEE modified 9-bus test system
[130]. Primary objective of this iteration was to train the RSAA under more man-
ageable fault conditions. Upon completion of this initial study, second iteration was
followed on a New England 39-bus system [131] where both voltage and frequency
stability were evaluated under diverse fault conditions.
More details of these test systems are provided in Chapter 6.
3.4.3 Lyapunov Exponent Based Real-time Stability Assess-
ment
As detailed in Chapter 2, real-time stability assessment of wide-area power networks
is conducted by using various techniques. However, many of these methods either
involve complex mathematical processing or does not contain the ability to accurately
predict the system status in real-time. Lyapunov exponent based methods provide
a model free approach for stability assessment.
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Considering a n-dimensional dynamic system, the Lyapunov exponent in the ith
dimension can be given by (3.16) [132];
λi = lim
t→∞
log2
pi(t)
pi(t0)
(3.16)
Where, pi(t) and pi(t0) represent the instantaneous and initial length of the ellipsoidal
principal axis in the ith dimension.
Lyapunov exponents are considered for n-dimensional axis, where initial stability
condition represents an infinesimal n-sphere initial coordinates. Due to a dynamic
condition, these n-initial conditions diverge to different levels, creating an n-ellipsoid.
Hence, there are n ellipsoidal principal axis.
Basic principle of analysing the highest Lyapunov exponent (HLE) is comparing
the divergence of a dynamic system compared to initial conditions. Dasgupta et al.
[24] applied HLE to a time series and based on the convergence, they predicted the
stability of the dynamic system. If these time series data are considered as input
data from PMUs, stability of the concerned power system can be derived by using
the same technique.
λ(i) =
1
i∆t
1
(M − i)
(M−i)∑
j=1
ln
dj(i)
dj(0)
(3.17)
Where λ(i) is the Lyapunov exponent, ∆t is the sampling time, dj(i) is the difference
between the jth pair of adjacent samples and M is the sample length.
According to the relationship given in (3.17), a negative value would record as the
HLE for a stable system (positive value for an unstable system). Propagation of the
instantaneous HLE indicates the change in stability of the observed system. This
condition can be elaborated as follows;
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As previously mentioned, Lyapunov exponent based stability analysis of a dynamic
system considers n initial conditions that are dispersed with infinitesimal distances.
Stability of the system is evaluated by comparing the diversion in n-dimensions along
the time vector. If a system is unstable, at least one dimension should be expand-
ing, thus resulting in a positive value (Lyapunov exponent) along that dimension.
Therefore, for a given system, if the highest Lyapunov exponent (HLE) is a positive
value, system is diverging and hence reached an instability condition.
In the context of a power system, HLE can be calculated based on each PMU
connected, thus, monitoring all critical busbars. Therefore, it can be concluded that
power system stability of a particular busbar can be reliably assessed by monitoring
the propagation of HLE.
A modified HLE based RSAA is proposed in Chapter 6 for assessment of real-time
stability by addressing some of the key issues in [24].
3.4.4 Optimal PMU Placement (OPP) problem
Optimal PMU placement (OPP) problem is an established research area where irre-
spective of the OPP algorithms, comparative results are obtained with minor vari-
ations. Identification of OPP locations is critically important aspect of PMU im-
plementation as these locations should be selected to provide complete visibility of
the power network with the minimum number of PMU devices. Chapter 2 discusses
about two types of techniques used as OPP techniques; numerical methods and
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heuristic methods.
Most of the standard power networks such as IEEE test systems are already
comprehensively tested for identification of optimal PMU locations. However, there
can be slight variations in optimal locations based on specific network configurations
such as availability of zero-injection buses. Therefore, an integer programming based
OPP algorithm is employed to identify optimal PMU locations for this study.
For a N-bus system, OPP problem can be defined as in (3.18), where N is the
number of buses, x represents the ith bus and w represents the weight or cost of
requiring a PMU at ith bus. w can be defined as per the requirement of the test
environment, by default this can be 1 for all buses.
min
N∑
i=1
wixi (3.18)
This optimisation problem is bound with the following condition where b is a unit
vector and F (X) is the observability matrix.
s.t. F (X) ≥ b
F(X) can be defined as F (X) = A.X where A is the binary connectivity matrix
as given in (3.19);
am,n =

1 ifm = n
1 if m and n are connected
0 else
(3.19)
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It should be noted that am,n can be further simplified depending on network spe-
cific conditions and allowable tolerance. For example, this system can be defined to
have a maximum connectivity distance where two busbars not directed but connected
via a network node can be considered as a candidate in the connectivity matrix.
Baldwin et al. [133] provide a descriptive analysis of different PMU placement
algorithms by improving system observability while minimal PMU placement. They
presented a bisecting algorithm based on graph theoretic procedure and annealing-
based method to derive the minimum PMU requirements for a given power network
where the count of PMUs is calculated based on the count of buses and the unknown
power injections as given in (3.20).
PMUmin =
N + k/2
3
(3.20)
Where N is the count of buses and k is the unknown power injections.
3.4.5 Synchrophasor estimation algorithms
The same SEA considered in the Chapter 5 are used for this study. It should be
noted that Chapter 5 encompasses the testing of selected SEA for both steady state
and dynamic test cases defined in the IEEE std. C37.118.1. Therefore, this approach
evaluates whether compliance against IEEE test cases is enough for successful real-
time stability assessment. Results show that mere compliance of a SEA with IEEE
std. C37.118.1 does not guarantee successful evaluation of real-time stability. Fur-
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thermore, applicability of SEA based on fault conditions is also discussed. Results
show that a SEA which demonstrate best results under a particular fault condition
would not replicate same results under a different fault condition.
These findings raise interesting questions and shed light into novel frontiers and
pathways with regard to future synchrophasor research.
3.5 Summary
This chapter outlined how this research study is constructed by detailing the inter-
links between key research components. Furthermore, relevant theories, algorithms
and principles used in subsequent chapters are briefly presented in this chapter.
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CHAPTER 4
IMPROVED SYNCHROPHASOR MODELS FOR POWER SYSTEM
DYNAMIC STABILITY EVALUATION BASED ON IEEE STD.
C37.118.1 REFERENCE ARCHITECTURE
4.1 Introduction
Synchrophasor technology is widely recognised as a more capable and efficient WAMS,
compared to conventional supervisory control and data acquisition (SCADA) sys-
tems. The phasor measurement unit (PMU) is the commonly used term for the
synchrophasor measurement device. Time synchronised phasor measurements (i.e.
synchrophasors) generated by a PMU network are highly accurate, recorded at high
reporting rates and wholly describe the instantaneous status of a given point in
a wide-area power network in near real-time. These characteristics establish syn-
chrophasor technology as the next generation WAMS [134, 5].
The requirement for a superior data measurement and monitoring technology has
been intensified mainly due to the dynamic impact of large-scale integration of non-
conventional renewable power generation [135, 136, 137, 101] (i.e. the wind and solar-
PV) and various non-linear loads connected to power networks during recent years
[138]. The stability issues are further exacerbated due to the geographical distance
between variable sources and load centres and the presence of weaker transmission
corridors [101], hence an accurate measurement system is required to monitor the
real-time dynamic performance of wide-area power networks.
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The synchrophasor technology is one of the viable solutions which could over-
come the drawbacks in the existing SCADA systems. The IEEE std. C37.118.1/1a
[5, 115] stipulates requirements that should be adhered by the synchrophasor tech-
nology based PMUs. Over the last two decades, extensive research studies have been
conducted on synchrophasor technology to improve the measurement accuracy [2].
Existing literature presents several synchrophasor estimation algorithms (SEA);
such as zero-crossing method [139], quadrature demodulation (QD) [140], Kalman fil-
tering [141] and Newton-type approximations [91], discrete Fourier transform (DFT)
[142], Z-transform and median filtering [143], and Prony’s method [144]. DFT is the
most prominent frequency domain technique [142], and is used by many commercial
synchrophasor implementations due to its straightforward architecture and signifi-
cant capability in harmonic rejection. Several improvements have also been proposed
to the DFT technique in the published literature [145]. The phase-locked-loop (PLL)
is another commonly used technique which could be modelled either in time domain
and frequency domain [89]. The main advantage of the PLL is its fast estimation
capability, however it lacks accuracy during power system transients [89].
Few studies have proposed improvements to the digital finite impulse response
(FIR) filters used in the QD technique, and are found to enhance the accuracy
and latency [114, 146, 147]. However, these studies are mainly focused on achieving
compliance for total vector error (TVE) under steady-state conditions. The majority
of them has not considered the compliance requirements for frequency error (FE) and
rate-of-change-of-frequency (ROCOF) error (REF), which directly affect the power
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system dynamic stability estimation accuracy [61]. In addition, these studies have
not considered the performance characteristics of the reference model in IEEE std.
C37.118.1 in detail. In the published literature, performance comparisons with the
reference model are very limited. Furthermore, the selection of an appropriate low
pass filter (LPF) at the analog front-end seems to have received less emphasis in
these studies [148].
4.1.1 Addressed Research Question
This chapter is aimed at investigating the research question 01, How to effectively
validate the steady-state and dynamic compliance requirements as specified in the
IEEE std. C37.118.1/1a?
Requirement for robust and efficient reference PMU models is briefly discussed
in previous chapters. This chapter discusses this requirement in detail by providing
specific references to gaps in existing reference models. Upon identification of viable
enhancements, reference models for both P-Type PMU and M-Type PMU are pro-
posed by incorporating identified improvements across the synchrophasor estimation
process, as summarised in Fig. 4.1.
4.1.2 Structure of Chapter
This chapter is organised as follows:
Section 4.3 discusses the requirement for improved reference PMU models and presents
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an overview of proposed improvements. Section 4.4 provides a detailed description of
requirements for PMU validation, according to the IEEE std. C37.118.1/1a. Section
4.5 critique on the requirement and design specifications for the input anti-aliasing
LPF (LPF). Section 4.6 proposes improved reference models for both P-Type and
M-Type PMUs, and sections 4.7 and 4.8 evaluate the performance of P-Type and
M-Type reference models. Section 4.9 compares the performance of a commercial
PMU model against the proposed P-Type reference model. Section 4.10 provides a
summary of this chapter.
4.2 Requirement of Improvements to Existing Reference Mod-
els
Chapter 3 established the requirement for developing a robust reference model, and
evaluated the feasibility of utilising QD technique as the SEA of the reference mod-
els. Low mathematical complexity, acceptable performance under both static and
dynamic fault conditions were key technical factors that influenced on selecting QD as
the reference SEA. Moreover, existing reference models in the IEEE Std. C37.118.1
also utilise QD technique as the SEA. Hence, selection of QD technique for the
proposed reference models underpins continuation of exiting literature.
Input anti-aliasing LPF is a key component of a QD model, since accuracy of the
QD process significantly depend on the characteristics of the input signal, especially
on higher order harmonic frequencies. This chapter, evaluates above requirement
in detail, and proposes an efficient input anti-aliasing LPF for both P-Type and
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M-Type PMU models.
Even though, exiting IEEE model specifies a sampling frequency, the same does
not include any mathematical relationship. Specifications of analog-to-digital conver-
sion (ADC) directly impacts on the design of frequency error and ROCOF estimation
processes. Furthermore, effective integration of the GPS signal to the input signal
also requires a precise time vector. Therefore, an improved ADC process is proposed,
based an efficient mathematical model.
QD filters proposed in the existing model are capable of achieving compliance
against some test cases, however, fails to achieve compliance against most of the
dynamic test cases. Therefore, improved QD filters are required. Cornerstone of this
study is to propose improved QD filters for both P-Type and M-Type PMU models.
There is a high probability of reaching discontinuities and sudden spikes when
evaluating of ROCOF, since frequency error may approach zero and negative (pos-
itive) values. Therefore, an adaptive moving average-based ROCOF estimation
method is required.
4.3 Overview of Proposed Improvements
The IEEE std. C37.118.1 defines two classes of synchrophasor measurement models,
P-Type (for protection applications) and M-Type (for measurement applications).
The reference models are based on the QD principle, and both models can be con-
structed by varying the parameters of the QD filter. Improvements are proposed
112
based on the reference synchrophasor architecture in IEEE std. C37.118.1, and
these improvements (shown in pink) are illustrated in Fig. 4.1.
Figure 4.1: Proposed improvements to the synchrophasor model.
Proposed major improvements include specification of design criteria for the in-
put anti-aliasing LPF, new QD filters for both P-Type & M-Type reference PMU
models, an improved mathematical relationship for performing ADC (for M-Type
only), improved frequency estimation and ROCOF estimation algorithms. Pro-
posed improved reference models include one P-Type and two M-Type QD LPFs
(i.e. Parks-McClellan (PM) & Blackman-Harris Gaussian (BG) filters).
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4.4 PMU Compliance Verification and Test Cases
IEEE std. C37.118.1 and its amendment in 2014 (IEEE std. C37.118.1a ) are the
current reference for evaluation of synchrophasor models. This standard includes test
cases for PMU verification, and details how such tests should be performed. This
section outlines these test cases and their significance with reference to dynamics of
practical wide-area power networks.
For the first time in IEEE standardisation, two classes of PMUs (P-Type and
M-Type) are introduced in the IEEE std. C37.118.1 by considering the applications
of synchrophasors in real life. The same standard consists of comprehensive test
cases and compliance criteria for both of these PMU classes. Furthermore, these test
cases are categorised into two main areas, steady state and dynamic test cases.
Steady state test cases include static deviation of the input frequency, static
offset of magnitude, harmonic distortion and out-of-band interference (OBI). Steady
state test cases only contain input conditions that are static in nature against the
time. This means, amplitude and the frequency of the input signal do not vary over
the duration of the test window. For example, in the test case for static deviation
of the input frequency, frequency offset of the input signal is a constant for the
entire duration of the test window. Even though, these tests might not replicate
realistic power network fault conditions, they do provide standard set of minimum
requirements for evaluating the performance of many PMUs equipped with diverse
SEA. Irrespective of the PMU application, a tested PMU should comply with steady-
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state test cases.
On the other hand, dynamic tests include variation in both amplitude and fre-
quency over the test window. Dynamic tests include, measurement of bandwidth
(magnitude and phase), step changes in magnitude and phase angle and frequency
ramp. Several research studies states that not all PMUs comply with dynamic test
cases. These tests replicate more realistic fault conditions.
Despite the IEEE std. C37.118.1 specified a strict compliance window for major-
ity of test cases, many research studies stated that some compliance criteria are not
practically achievable and have inconsistencies against limits of related parameters.
Such inconsistencies could easily be identified by mathematically correlating inter-
dependent parameters. Gurusinghe et al. [96] derived a mathematical relationship
(as in (4.1)) to calculate TVE based on magnitude error and FE.
TVE =
√
2(1± α)(1− cos β) + α2 (4.1)
Where, α is magnitude error and β is FE.
For example, 0.01 Hz FE and 0.01 magnitude error correspond to 1.4% TVE, which
is beyond the acceptable TVE value (1%) across many test cases.
Furthermore, compliance requirements of several test cases (especially dynamic test
cases) were relaxed in the amendment published (IEEE std. C37.118.1a ) for IEEE
synchrophasor standardisation. The most noticeable alterations were made to FE
and ROCOF error (RFE). However, critics of this amendment predominantly argue
that proposed amendments are mainly introduced to comply with commercial PMUs
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which did not comply with the original IEEE standard due to having inferior SEA
such as direct application of DFT based methods [149, 150, 47].
Nevertheless, FE and RFE are critical parameters for any power network. Tra-
ditional wide-area power networks were mainly powered by synchronous generation
sources (e.g. coal and gas power stations) that contributed to high inertia of the
power system. High inertia directly correlates to low ROCOF immediately after a
fault condition, since high inertia resist against the changes in system frequency.
In comparison, modern wide-area power networks are becoming more dependent on
non-synchronous generation sources including solar PV and wind power. For exam-
ple, South Australian power grid is predominantly powered by wind generators [151].
These non-synchronous sources result in lower system inertia and thus, resulting a
significant unstable conditions after a fault condition. As a result, ROCOF of mod-
ern wide-area power networks area is significant after a fault condition [152]. High
ROCOF is a complex frequency management issue not only impacting residential
and industrial loads, but also adversely impacting the generation sources, thus, may
lead to complete system blackout.
Frequency ramp test allows to observe the accuracy of frequency estimation dur-
ing a frequency ramp. Even though, many other compliance test cases involve assess-
ment of FE and ROCOF, this test case provides a reliable assessment of the ability
of the synchrophasor algorithm in tracking changes in frequency.
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4.4.1 Steady state test cases
Static deviation in the input frequency
Under this test case, input frequency is offset with a static deviation while input
magnitude is maintained a constant, as detailed in (4.2);
X = Xm cos(2pi(f0 + f∆)t+ ϑ0) (4.2)
f∆ is the frequency offset, f0 is the nominal frequency (i.e. 50 Hz), Xm is the peak
magnitude and ϑ0 is the initial phase angle.
It should be noted that despite frequency is maintained as a static offset, phase angle
would be changed along the test window as detailed in (4.3);
X = Xm cos{2pif0t+ (2pif∆t+ ϑ0)} (4.3)
Instantaneous phase angle is given by (4.4) and it is a function of t (time).
Phase = 2pif∆t+ ϑ0 (4.4)
Fig. 4.2 details a scenario where static frequency offset is 0.3 Hz.
Standard specifies a boundary condition of ±2 Hz for P-Type and ±5 Hz for M-
Type PMUs. Table 4.1 details the compliance criteria for both P-Type and M-Type
PMUs. It should be noted that RFE requirements are significantly relaxed in the
amendment as the original RFE requirement for both P-Type and M-Type models
were 0.01 Hz/s.
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Figure 4.2: Static deviation of frequency (0.3 Hz).
Table 4.1: Compliance criteria under a static offset in frequency [5, p.14]
TVE % FE (Hz) RFE (Hz/s)
P-Type 1 0.005 0.4
M-Type 1 0.005 0.1
Static deviation in system magnitude
This test is one of the most straightforward test cases where the system (input)
magnitude is given a static dc offset. Input signal can be modelled as in (4.5)
X = (Xm +X∆) cos(2pif0t+ ϑ0) (4.5)
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Range for P-Type PMU magnitude offset X∆P is given by (4.6);
0.8 ≤ X∆P ≤ 1.2 (voltage); 2 (current) (4.6)
Range for M-Type PMU magnitude offset X∆M is given by (4.7);
0.8 ≤ X∆M ≤ 1.2 (4.7)
Fig. 4.3 details a test signal with a static magnitude offset of 0.1 (10%);
Figure 4.3: Static offset in magnitude(1%).
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Table 4.2 summaries the compliance criteria for this test case. IEEE standard
Table 4.2: Compliance criteria under a static offset in magnitude [5, p.14]
TVE % FE (Hz) RFE (Hz/s)
P-Type 1 N/A N/A
M-Type 1 N/A N/A
does not specify any frequency related parameters for this test case as the static
change only involves a magnitude offset. However, there could be minor variations in
frequency estimation depending on the synchrophasor estimation technique; specially
with time-domain methods.
Harmonic Distortion
Harmonic distortion is one of the most common power quality issues in power sys-
tems. Harmonic distortions could be originated due to the presence of non-linear
industrial loads, such as converters, inverters and motor drivers. Therefore, it is crit-
ically important to evaluate the estimation accuracy of a PMU model in the presence
of harmonic distortion [45].
The P-Type test should include 1% each harmonic up to the 50th (i.e. 2500 Hz)
whereas M-Type test should include 10% each harmonic up to the same harmonic
frequency (i.e. 2500 Hz). These tests should be carried out when the total harmonic
distortion (THD) introduced by any other harmonic signals are < 0.2%. Fig. 4.4
illustrates a sample test signal for M-Type PMU models that could be used to evalu-
ate harmonic distortion. The fundamental frequency has a magnitude of 1 p.u. and
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Figure 4.4: Harmonic distortion(THD < 0.2%).
harmonic component at 750 Hz has a 0.05 p.u. magnitude. This is a 5% harmonic
signal. Other harmonic signals are located at 100, 500, 1000, 2000 and 2500 Hz. The
THD introduced by these signals is 0.19%. Similarly, all other harmonic components
should be tested in an environment where THD is < 0.2%. IEEE standard specifies
following compliance criteria for harmonic distortion.
Table 4.3 summaries the compliance criteria for this test case.
P-Type∗ test should be conducted when 1% of each harmonic is present in the
input and given compliance requirements are applicable irrespective of the reporting
rate.
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Table 4.3: Compliance criteria for harmonic distortion [5, p.15]
TVE % FE (Hz) RFE (Hz/s)
P-Type∗ 1 0.005 0.4
M-Type∗ 1 0.025 Limit suspended
M-Type∗ test should be conducted when 10% of each harmonic is present in the
input and given compliance requirements are applicable when the reporting rate is
greater than 20 Hz.
The accuracy of phasor estimation under this test case would significantly be
dependent on the accuracy of the input anti-aliasing LPF block. Depending on its
capability to reject harmonic signals and isolate the fundamental component, above
parameters would be affected, irrespective of the SEA. It should be also noted that
RFE requirements for M-Type PMU model is suspended in the amendment as 10%
harmonic significantly impacts on the frequency estimation.
Out-of-band interference (OBI)
OBI is a quite common phenomenon in wireless transmission based systems, not
in traditional power networks. However, with the emerging concepts such as smart
grids, OBI could become a significant issue [153, 154]. Modern power networks are
consisted of electronically controlled loads, distributed generation sources that are
integrated to the grid via power electronic converters [153]. These mechanisms often
introduce high frequency noise, which may have a direct impact on signal to noise ra-
tio of the PMU data acquisition and communication systems. Additionally, a critical
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requirement of a PMU installation requires a reliable communication infrastructure.
Even though, fibre optic based systems are ideal for PMU systems, metallic wires
with several converters are also used in many practical installations. As a result,
OBI may be induced by communication infrastructure as well.
OBI is dependent on the passband of the PMU model. As shown in (4.8), passband
of a PMU model is dependent on the reporting rate.
| fp − f0 |< Frps
2
(4.8)
where fp, f0 and Frps represent passband edge frequency, nominal frequency and
reporting rate.
For example, if a reporting rate of 25 Hz is selected, passband would be; 37.5 Hz <
fp < 62.5 Hz
Therefore, the range of OBI would be;
0 < fOBI ≤ 37.5 Hz; 62.5 ≤ fOBI < 100 (2f0) Hz (4.9)
Similar to harmonic distortion, OBI is best eliminated at the input anti-aliasing LPF
block. However, it could be extremely difficult to attenuate the lower band of the
OBI by only employing a LPF. Therefore, QD filter and anti-aliasing LPF should
complement each other to reject opposite bands of OBI; input anti-aliasing LPF
may attenuate higher order frequencies of OBI while QD filter may attenuate up-
converted lower frequencies of OBI, after the demodulation process. IEEE standard
specifies following performance criteria for the OBI test.
Table 4.4 details the compliance requirement for steady state OBI test. RFE limits
for the M-Type models are suspended in the 2014 amendment due to interdependen-
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Table 4.4: Compliance criteria under a out-of-band interference. [5, p.16]
TVE % FE (Hz) RFE (Hz/s)
P-Type Not defined
M-Type (10%
OBI)
1.3 0.01 Limit suspended
cies of FE and RFE as per (4.10)
RFE = FE× 2pi× | fi − f0 | (4.10)
Fig. 4.5 details the accepted test window for OBI test;
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Figure 4.5: Test window for out-of-band interference.
In Fig. 4.5, a reporting rate of 25 Hz is selected. Therefore, considering a
M-Type test set up, OBI signal could be present in any frequency point in the OBI
window shown in Fig. 4.5 (lower or upper) with a 10% magnitude of the fundamental
frequency component. However, typically OBI in a power system falls within the
lower OBI range due to possibility of existing low frequency oscillations.
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4.4.2 Dynamic Test Cases
According to the IEEE std C37.118.1/1a, there are three dynamic test cases aimed at
evaluating measurement bandwidth, response under frequency ramp and step change
in phase/magnitude.
Measurement Bandwidth
One of the most critical considerations for PMU implementations is architectural
design as per the required reporting rate. A High reporting rate corresponds to
greater granularity, however significantly increases the cost of communication and
data storage. Moreover, the PMU model should be capable of processing data at a
higher rate (reporting rate at minimum) to support phasor data transmission.
Measurement bandwidth is performed by sweeping the fundamental signal with
sinusoidal amplitude and phase modulation. The input signal can be mathematically
modelled by (4.11);
X = Xm[1 + kx cos (ωt)]× cos
[
ω0t+
2pin
3
+ ka cos (ωt− pi)
]
; n ∈ [−1, 0, 1] (4.11)
Where ω is the modulation frequency, kx amplitude modulation factor and ka is the
phase modulation factor with other symbols are as previously described.
Fig. 4.6 illustrates test signals for phase modulation (ka = 1) and amplitude modu-
lation (kx = 1) where the modulation frequency is (ω/2pi = 3Hz) According to this
relationship, the instantaneous frequency is given by the integral of the instantaneous
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Figure 4.6: Measurement of bandwidth (a) phase modulation (b) amplitude modu-
lation.
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phase by time, t. If t = nT , where T is the fundamental period;
f(nT ) =
ω0
2pi
+
∫
ka cos (ωnT − pi) dt (4.12)
Solution to (4.12) is (4.13);
f(nT ) =
ω0
2pi
− ka
( ω
2pi
)
sin (ωnT − pi) (4.13)
As per this relationship, instantaneous frequency is a function of both the phase
modulation factor and the modulation frequency. Table 4.5 details the performance
criteria for this test case as per the amendment in 2014; FM corresponds to the
Table 4.5: Compliance criteria for modulation of bandwidth [5, p.17]
TVE % FE (Hz) RFE (Hz/s)
P-Type 3 0.03FM 0.18piF
2
M
M-Type 3 0.06FM 0.18piF
2
M
maximum value of the modulation frequency which depends on the reporting rate
Fr.
For P-Type; FM = min
(
Fr
10
, 2
)
, and for M-Type; FM = min
(
Fr
5
, 5
)
IEEE standard
in 2011 included both phase and magnitude modulation under one test case; which
is now being revised to include either amplitude or phase modulation.
Frequency Ramp
Frequency ramp test allows to observe the accuracy of frequency estimation during a
frequency ramp. Even though, many other compliance test cases involve assessment
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of FE and ROCOF, this test case provides a reliable assessment to the ability of the
synchrophasor algorithm in tracking changes in frequency.
Ramp of system frequency is one of the important dynamic test cases, where input
system frequency is increased (decreased) linearly while other parameters including
magnitude are held constant. Rate of change in the frequency is ± 1 Hz/s with a
range of ± 2Hz (for P-Type) and ± 5Hz (for M-Type). Input signal is described in
(4.14);
X = Xm cos
[
ω0t+
2pin
3
+ piRf t
2
]
; n ∈ [−1, 0, 1] (4.14)
Where n represents three phases,Rf
(
df
dt
)
= ±1(Hz/s)
Fig. 4.7 illustrates the propagation of the system frequency for a P-Type test case;
Compliance criteria for the ramp test are given in Table 4.6;
Comparing with the IEEE std. C37.118.1 , compliance requirements for both FE
Table 4.6: Compliance criteria under a frequency ramp ±1 Hz/s [5, p.19]
TVE % FE (Hz) RFE (Hz/s)
P-Type 1 0.01 0.4
M-Type 1 0.01 0.2
and RFE are relaxed to accommodate more tolerance. Furthermore, amendment in
2014 introduces an exclusion frequency FE as per (4.15);
FE = Rf × n
Fr
(4.15)
Where Rf is the ramp rate, Fr is the reporting rate and n = 2 (P-Type) and 7
(M-Type).
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Figure 4.7: Variation of system frequency under frequency ramp.
Step change in magnitude and phase angle
Step change in magnitude and phase angle are critical test cases, as such step changes
could lead up to catastrophic conditions depending on the tolerance levels of the
power network. On the other hand, step changes are common occurrences in wide-
area networks. Loss of a generator, interconnection of an industrial load and trans-
mission line faults could introduce step changes in both magnitude and phase angle.
Conditions for this test case is mathematically expressed in (4.16);
X = Xm[1 + kxfx(t)]× cos [ω0t+ kafa(t)] (4.16)
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As detailed in (4.16), both magnitude and phase angle are step functions of time.
Therefore, both magnitude and phase angle are shifted to a second steady state as
defined in unit step functions fx(t) and fa(t). The step magnitude is 10%. Despite
evaluation of TVE, FE and RFE are involved in this test case, performance is eval-
uated by comparing two main parameters; delay time and response time. Response
and delay times should be calculated for TVE, FE and RFE. Delay time and re-
sponse time are defined as detailed in Fig. 4.8.
Response time is defined as the time taken to transition between two steady states.
In the case of an ideal input signal, response time (TR) TR → 0. However, with any
PMU estimation technique there will be a transition window. In Fig. 4.8, TVE TR
is defined as the time duration between the first and the last points in which TVE
was recorded more than 1%, the compliance criteria. Similarly, FE and RFE TR can
be estimated. It should be noted that TR is also affected by fluctuations (such as
overshoots) at boundary conditions.
Delay time (TD) is defined as the time duration between the instance when the
step change is applied and the instance when the estimation reached mid point
between two steady states. Therefore, TD can be directly correlated with latency.
Therefore, TD is a measure of latency (responsiveness) of a PMU model, while
TR is a measure of both accuracy and latency.
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Figure 4.8: Graphical representation of response and delay time [5, p.22]
4.5 Design of Input Anti-Aliasing Low-Pass Filters
This section discusses the selection criteria for the input anti-aliasing LPF by in-
dependently considering the compliance requirements for both P-Type and M-Type
synchrophasor models. The reference model detailed in the IEEE std. C37.118.1
mentions the requirement for an input anti-aliasing LPF, however, it does not pro-
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vide detailed design guidelines for implementing the same. Similarly, existing re-
search studies on synchrophasor models do not provide specific details of the input
anti-aliasing LPF used in respective studies [155, 45]. As a result, it is difficult to
fully understand the effectiveness of those synchrophasor models as the dependency
of the input anti-aliasing LPF on the phasor estimation is not known. Therefore,
this study analyses the requirement and specifications for an input anti-aliasing LPF,
and resulted improvements in the phasor estimation in detail.
Selection of the input anti-aliasing LPF is directly correlated with the frequency
response of the respective QD filter, and hence, both the input anti-aliasing LPF and
QD filter should complement each other to improve overall synchrophasor estimation
accuracy. For example, a poorly parameterised input anti-aliasing LPF would require
enhanced design parameters for the QD filter, in order to attenuate harmonics and
OBI that are not attenuated by the input anti-aliasing LPF. This may adversely
impact on the latency of the phasor estimation, since an advanced FIR based QD
filter would contain increased time delay. On the other hand, a sophisticated input
anti-aliasing LPF could result in increased cost. Therefore, any such development
should consider the overall cost and performance of the synchrophasor model, which
is delivered in conjunction by both the input anti-aliasing LPF and the QD filter.
The primary objective of the LPF at the input (i.e. signal acquisition) is to
establish anti-aliasing functionality. The aliasing effect is predominantly introduced
by higher order frequencies which could be present in the system in the form of
harmonic distortion and OBI. Attenuation of high-frequency components below the
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Nyquist frequency (i.e. half the sampling frequency) could be addressed either at
the input anti-aliasing LPF or at the QD filter. As previously mentioned, using
the QD filter for anti-aliasing function could be extremely inefficient, both in cost
and performance. According to the IEEE std. C37.118.1, the highest harmonic
signal that may exist in an input signal is 2500 Hz (50th harmonic). Furthermore,
existence of any dynamic condition (such as step change in phase angle) could result
in significantly high frequency components. In order to eliminate aliasing from such
frequency components, a sampling rate has to be at least double the highest frequency
component. This requires having significantly high sampling rates for the ADC unit,
which contributes to driving up the cost. On the other hand, QD filter is optimised to
segregate the down-converted fundamental frequency component, and it is designed
as a digital FIR filter to ensure high accuracy. Thus, extension of filter parameters
to attenuate high frequencies would significantly increase the latency and response
time. This establishes the requirement for an efficient anti-aliasing LPF.
The sampling rate proposed in the IEEE std. C37.118.1 is 750 Hz. Therefore,
high-frequency components beyond the Nyquist frequency (i.e. half the sampling
frequency at the ADC (FADC)) should be primarily attenuated by the input anti-
aliasing LPF. Consequently, the selection of an input anti-aliasing LPF with accept-
able stop-band attenuation is found to be an essential criterion to ensure accurate
synchrophasor estimation. Selection of the attenuation level is an important aspect
of the LPF designing. Even though it is possible to experimentally derive the ac-
ceptable attenuation level, this research proposes to implement the same attenuation
level as the QD filter specifications, thus establishing uniform minimum attenuation
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level across the frequency spectrum. A minimum 60 dB attenuation is assumed be-
yond the Nyquist frequency (i.e. half the sampling frequency). This will ensure that
there will be a uniform minimum attenuation across the entire interference range for
both M-Type and P-Type synchrophasors. Additionally, a 20 dB attenuation target
is set up for 100 Hz as the existence of the 2nd harmonic significantly impacts on the
accuracy of the phasor estimation (this will be further discussed in QD filter).
Secondly, it is also required to ensure minimum distortion in the magnitude and
phase response within the frequency band of interest. This requirement restricts
flexibly adjusting the attenuation level especially near the cut off frequency and
frequencies of interest (e.g. 100 Hz), as increased attenuation impacts the linearity
of the filter response. The frequency band of interest is defined as per the compliance
requirements of the respective synchrophasor model and the reporting rate. The pass-
band of the input anti-aliasing LPF, therefore, should be designed inclusive of the
frequency band of interest. The reporting rate (Fr) is defined in between 10 - 50 Hz
for the 50 Hz system. A 25 Hz reporting rate is considered for this study, since 25 Hz is
a mid-range reporting rate that can be implemented in other synchrophasor models
(such as DFT based models) allowing future comparative studies. The frequency
band of interest is defined in (4.8).
As detailed in 4.4, pass band for a 25 Hz reporting rate is;
37.5Hz < fp < 62.5Hz
Within the frequency band of interest, the input frequency could vary ±2 Hz
from the nominal frequency for the P-Type synchrophasor. The corresponding input
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frequency range for M-Type synchrophasor varies up to ±5 Hz.
Above discussion established two key design criteria, desired cut-off frequency for
the input anti-aliasing LPF (for both P-Type and M-Type) and stop band attenua-
tion level. Therefore, it is required to achieve these two requirements with the least
mathematically complex (lowest filter order) design, while ensuring minimum distor-
tion in the pass band. Therefore, a detail analysis has been conducted of different
window types that can be used to construct LPFs.
There are four popular windows used for analog filter design in general. A generic
Butterworth filter provides a linear response in the pass band with moderate tran-
sition window. Chebyshev window provides steep transition bandwidth fluctuations
in either pass-band or stop band. Elliptic window provides steepest of transition
band with non-linear phase response. Bessel window provides a linear pass band and
stop band with minimum phase distortion were the transition band is significantly
wide. Considering the above design requirements, a multi-pole LPF is developed
in this research. Evaluation of different windows such as Chebyshev Type-1 and
Type-2, Butterworth and Bessel filters indicate that the Butterworth window is the
most suitable filter due to favourable characteristics, such as linear phase response
and moderately narrow transition band and flat pass band response. Butterworth
filters are generally used for filtering of signals whose energy is concentrated in low
frequency spectrum. Despite a flat pass band response being an extremely attractive
feature, the moderate levels of stop band attenuation and significant transition bands
are key issues with the generic Butterworth filter. Hence, a modified Butterworth
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filter is considered for the design of the input anti-aliasing LPF, which provides con-
trol of pass-band attenuation [156]. Transfer function of this improved Butterworth
filter is given by (4.17);
H(jω) =
1√
1 + ε2
(
ω
ωp
)2N (4.17)
where ε, ω, ωp and N denote ripple factor, instantaneous angular frequency, pass-
band edge angular frequency and filter order respectively.
The pass band edge frequencies (FPe) for P-Type & M-Type input anti-aliasing
LPFs were selected as 62.5 Hz and 55 Hz to maintain maximum linear attenuation
at 0.1 for P-Type and 0.01 for M-Type synchrophasor models respectively (these
attenuation levels are derived to achieve TVE of 1%). Therefore, the magnitude and
phase correction process could reconstruct the phasor estimation within the required
TVE limit of 1%. These specifications will ensure a minimum magnitude deviation
in the input frequency range, where P-Type and M-Type input anti-aliasing LPFs
produce linear deviations of 0.01 and 0.003 respectively (see Fig. 4.9). Attenuation
at 100 Hz and at Nyquist frequency for P-Type and M-Type filters are designed to be
-10 dB and -15 dB, and -55 dB and -85 dB respectively (see Fig. 4.9). The minimum
-20 dB stop-band starts at 135 Hz and 110 Hz for P and M-Type filters respectively.
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Figure 4.9: Comparison of frequency response of proposed P-Type and M-Type input
low-pass filters; (a) Around fundamental frequency, (b) Around Nyquist frequency.
4.5.1 Magnitude and Phase Correction for the input filter
It is important to implement magnitude and phase correction functions to the pha-
sor estimation since the input LPF may have magnitude and phase offsets. Offset in
magnitude results in non-uniform fluctuations, specially in the passband. Addition
of magnitude fluctuations onto the input signal, prior to the QD process, results in
high TVE due to magnitude errors compared to the nominal signal.
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Magnitude correction is performed by;
Mag. Correction = XOut × 1|H(jω)|
where H(jω)) is the transfer function of the input filter. The input filter transfer
functions for P- and M-Type are given in the appendix II.
On the other hand, non-linearity of the phase response makes some frequencies in
the passband being delayed from other frequencies. This results in deformed input
signal and hence, impacts on both frequency and magnitude estimation. Kaszyn-
ski and Piskorowski [157] proposed using a phase shifter system (all pass filter) to
equalise the delay. Transfer function of a second order phase shifter can be written
as;
H(s) =
( s
ω0p
)2− 1
Q
s
ω0p
+1
( s
ω0p
)2+ 1
Q
s
ω0p
+1
where ω0p and Q are two parameters which eliminate second and fourth terms of
the addition of group delay functions of filter and phase shifter. This phase shifter
transfer function is stable only when Q > 0.
4.6 Improvements to Quadrature Demodulation Filters
A key contribution of this study is the development of improved QD filters that
enable superior phasor estimation. This section develops improved QD filters for
the P-Type & M-Type synchrophasor models. Furthermore, proposed models will
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be tested against all test criteria stipulated in the IEEE std. C37.118.1, thereby
establish the proposed models as the benchmark synchrophasor models.
As mentioned before, IEEE std. C37.118.1 standard defines two PMU perfor-
mance classes for the first time in synchrophasor standardisation history; P-Type
(protection type) and M-Type (measurement type). The P-Type PMU mainly tar-
geted at system stability and security related applications that requires fast response
and moderate level of precision. On the other hand, M-Type PMUs are proposed for
applications such as long-term demand forecasting, which require higher precision
over fast response rates. P-Type PMUs have evolved to become the prominent type
of PMUs as superior response rates and time synchronisation enables instantaneous
detection of stability issues thus, enabling avoidance of major catastrophic condi-
tions. Aminifar et al. [2] identified that majority of synchrophasor applications are
developed based on P-Type PMUs. On the other hand, for M-Type PMUs is often
challenged by associated high cost of PMUs. By comparing the available alternative
monitoring technologies such as conventional SCADA systems, M-Type PMUs do
not offer distinctive advantage that can be justified for power system operators. As
a result, standalone M-Type installations are hard to find in practical power net-
works. However, M-Type PMUs offer great future potential specially in the space of
futuristic models, such as artificial intelligence based applications in power systems
[158].
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4.6.1 Quadrature Demodulation Process
QD process involves four main stages as detailed in Fig. 4.10, namely input condi-
tioning, ADC with time synchronisation, QD process and positive sequence phasor
estimation.
Figure 4.10: Single phase QD process [5].
As detailed in the previous section, the input anti-aliasing LPF (at the analog
front end) performs a key function by attenuating higher order frequency components
that could otherwise interfere in the QD process. The ideal input signal could either
be a voltage or current signal, which has a frequency of 50 Hz and known magnitude.
However, input signal could have a short-term or long-term frequency offset due
to variety of reasons including poor time synchronisation and low system inertia
[159]. This offset in the input signal would introduce instantaneous phase angle
compared to the ideal input signal [61]. Other than the instantaneous frequency
offset, harmonic and OBI frequency components could also be present in the input
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signal. Additionally, there could be similar deviations in the input magnitude as
well.
Therefore, the input signal can be mathematically represented as in (4.18):
x(t) = Xm(t) cos(2pifint+ φ) + εh(t) + εOBI(t) (4.18)
fin range ⇒ 50±∆ Hz, where | ∆ |< 2 Hz (P-Type)
fin range ⇒ 50±∆ Hz, where | ∆ |< 5 Hz (M-Type)
Where fin represents the instantaneous input frequency which can be further repre-
sented as;
fin = f0 + g(t)
Where g(t) is the instantaneous frequency offset from the nominal frequency, f0.
Based on the above relationship, (4.18) can be further simplified as in (4.19):
x(t) = Xm(t) cos
(
2pif0t+ 2pi
∫
g(t)(dt) + φ
)
+ εh(t) + εOBI(t) (4.19)
Furthermore, as defined in the IEEE std C37.118.1, harmonic component (εh(t))
could vary between 1st harmonic (100 Hz) to 50th harmonic (2500 Hz) with a 1%
magnitude of each harmonic while the THD is lesser than 0.2%.
fh = nf0; 0 < n ≤ 50, n ∈ Z
Where fh is a harmonic frequency component.
Even though, harmonic components may individually not introduce significant dis-
tortion, inefficient filtering of harmonic components, and thereby presence of THD
could adversely affect the final phasor estimation due to spectral leakage and result
in high TVE values beyond the acceptable value of 1%.
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OBI occurs at frequencies that are beyond the band of interest (pass band) of
the input frequency. As defined in Section 4.4, considering a reporting rate of 25 Hz,
OBI range would be;
0 < fOBI ≤ 37.5 Hz; 62.5 ≤ fOBI < 100 (2f0) Hz (4.20)
Based on these information, it is possible to graphically represent a generic input
signal as in Fig. 4.11. When this input signal is received by the QD technique based
Figure 4.11: Graphical representation of the input signal in the frequency domain.
digital signal processing (DSP) unit, the input signal is then modulated by a complex
sinusoidal of the fundamental frequency.
This process is explained in (4.21), This relationship is shown only for the main
frequency component at 50±∆ Hz. Similarly, other signal components including
harmonics, OBI and other types of noise will also be modulated by the complex
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fundamental frequency.
X = Xm cos(2pifint+ φ)︸ ︷︷ ︸
input
× [cos(2pif0t) + i sin(2pif0t)]︸ ︷︷ ︸
complex fundamental
(4.21)
Cosine component is given in (4.22)
Xcos =
Xm
2
. {cos [2pi (fin − f0) t] + cos [2pi (fin + f0) t]} (4.22)
Assuming;Xm = A, f0 = 50 Hz, f = 50±∆ Hz
Xd =
A
2
[cos(2pi(±∆)t) + cos(2pi(100±∆)t)] (4.23)
where Xd in (4.23) is the demodulated component.
As a result of the QD process, the input signal (50 ± ∆Hz) is separated into two
components with same magnitude at ±∆ Hz and 100 ± ∆ Hz. Similarly, all other
signals will also be modulated respectively. Fig. 4.12 illustrates the modulated
frequency components of the composite input signal.
Figure 4.12: Graphical representation of the demodulated signal.
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Now, if there is a LPF with a narrow passband, it would be possible to isolate
the frequency difference component at ±∆ Hz as in Fig. 4.13.
Figure 4.13: Isolation of frequency offset by using a LPF.
This filtered component corresponds to the instantaneous phasor. Magnitude
of the filtered component corresponds to the instantaneous magnitude of the input
signal and the positioning corresponds to the instantaneous frequency offset. How-
ever, this sort of ideal low pass filters are not feasible for practical implementations.
Therefore, development of efficient and accurate filters could be identified as the key
component of QD technique based PMU algorithm research.
An improved QD filter would contain low latency (low filter order) and enhanced
filter response with narrow pass band and attenuation at key frequency points.
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4.6.2 Improved P-Type Quadrature Demodulation Filter
The proposed QD filter in the IEEE std. C37.118.1 is developed based on a fixed
length two cycle triangular weighted window, which does not change depending on
the reporting rate. Proposed filter is consisted of 15 taps (odd number) which sim-
plifies the time stamp generation and phase compensation, by using the centre of the
window as the time stamp. Reference algorithm proposes 750 Hz sampling rate (15
samples/cycle). Coefficients of the P-Class filter is given by (4.24);
w(k) =
(
1− 2
N + 2
| k |
)
; k = −N
2
:
N
2
(4.24)
The filter order becomes 28, considering 15 samples per cycle. This filter has precisely
calibrated to remove any harmonic components when the input frequency matches
the fundamental frequency (50 Hz). However, when the input frequency deviates
from the fundamental frequency, the accuracy of the estimation significantly varies.
Furthermore, selection of an odd number for the sampling rate negatively impacts
the filtering of the modulated input signal at 100 Hz resulting significant fluctuations
in the estimation resulting high ROCOF and unstable TVE estimation. Initial test
results verified that even though the reference P-Type PMU model performance
within an acceptable region for most of the static test conditions, performance under
dynamic test conditions did not contain within the acceptable compliance criteria.
Few of the compliance requirements for the P-Type PMU models were revised
in the 2014 amendment to IEEE std. C37.118.1. These involve RFE compliance
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requirements under both steady state and dynamic test cases, and modifications to
dynamic test cases that are aimed at relaxing mathematically unattainable compli-
ance criteria. However, simulation based test results show that the original triangular
window based QD filter is still unable to comply with all the compliance requirements
stipulated in the IEEE std. C37.118.1, particularly compliance criteria for FE in dy-
namic test cases [160]. Compliance against dynamic test cases is critically important
for a P-Type PMU modal as most of the dynamic test cases relates to practical, real-
world fault conditions especially in modern wide-area power networks. Therefore, it
was required to develop a robust and efficient P-Type PMU model that is capable of
demonstrating compliance to both static and dynamic test cases.
The P-Type synchrophasor model should be calibrated to provide minimum la-
tency and response time while assuring high accuracy of the phasor estimation. The
P-Type reference model proposed in the IEEE std. C37.118.1 exhibits acceptable
latency characteristics despite failing to reach accuracy levels as required in dynamic
test cases. Straight forward approaches in improving accuracy of estimation involves
higher latency. One such example would be to increase the filter order to achieve
better frequency resolution thus obtaining improved accuracy. However, such a so-
lution would not establish an improved P-Type reference model. Therefore, group
delay of the IEEE P-Type reference model is established as the benchmark for the
proposed P-Type PMU model.
Several researchers [150, 161] have conducted simulation based studies to improve
the P-Type QD filter to obtain higher accuracy while preserving the response and
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delay times. Macii et al. [150] proposes a Parks-McClellan technique based LPF
with a filter order of 254 at a sampling rate of 6.4 kHz which indicates significantly
improved performance. Even though this modal provides improved accuracy across
many test cases, the employed filter has a significantly high filter order that con-
tributes to increased cost and complexity. On the other hand, in order to achieve
similar delay response, they have used a significantly high sampling rate. This also
contributes to increased mathematical complexity and cost, especially in ADC unit
and data transfer bandwidth requirements.
In contrast, this study aims to develop a mathematically simple and lower order
filter modal that complies with both steady state and dynamic the performance
requirements specified in the IEEE std. C37.118.1. In addition to standard test cases,
this study aims to minimise the effect of OBI components by constructing a QD filter
which is capable of rejecting OBI, while effectively attenuating harmonic components.
Thus, the generic input signal is modelled considering the OBI component as well as
the harmonic components as given in (4.19).
Furthermore, frequency estimation is one of the key aspects of synchrophasor
estimation process as the accuracy of estimated frequency has a direct impact on
TVE, FE and REF estimations. Kamwa et al. [140] performed a detailed analysis
on frequency estimation process, where they have concluded that FE is constituted
by four main components, which is given in (4.25);
FE ≈ Aα +B(η + µ)/Aλ (4.25)
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where, A and B represent the magnitude component of input signal and noise (in-
terference) signal respectively. λ, α, η and µ represent the gain of the modulation
filter, oscillation generated by any frequency offset near first harmonic, interference
response at positive and negative offset at the fundamental frequency.
Offset from the fundamental frequency in the input signal is one of the key factors
contributing to higher FE and TVE as the up-modulated input frequency components
(at 100±∆ Hz) would not be attenuated by the P-Type QD filter, thus, introducing
fluctuations in the estimation. Therefore, QD filter and averaging filter could be
designed to offer minimum allowance near fundamental frequency, and 1st harmonic,
hence the FE could be significantly minimised.
Macii et al. [145] have identified the presence of frequency spikes at harmonic
frequencies (i.e. mf0, m ∈ Z ). However, the absence of a significant frequency
notch at 2f0±∆ Hz in the FIR filter response would present a single point of failure in
synchrophasor estimation, since modulated high-frequency components would result
a significant ripple in the phase angle estimation. In contrast, the IEEE std. IEEE
std. IEEE std. triangular window filter of the reference model proposes a precisely
centred frequency notch at 2f0 Hz.
The effects of modulated frequency component of the fundamental signal (2f0±∆
Hz) have been extensively analysed. It is found that when the input frequency is ex-
actly equal to the fundamental frequency of 50 Hz, modulated frequency components
would result at 0 Hz and 100 Hz, whereas both components would have the same
magnitude. Thus, failure to attenuate up-converted frequency component would re-
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sult in fluctuations in the phase angle estimation, which would directly affect the
TVE and FE. For example, the input frequency range for the P-Type synchrophasor
is ±2 Hz and hence the range of the up-converted fundamental frequency component
would be between 98 – 102 Hz. Therefore, the proposed filter aims to significantly
attenuate frequency spikes within the above mentioned frequency range.
Above described limitations in the existing algorithm (i.e. IEEE std. triangular
window filter) establish the requirement for development of a customised filter by
analysing the ideal frequency response. PM technique is a recognised approximation
technique which could be adopted to design the optimal filter. PM theorem [123]
states that the filter order (N) of a LPF can be derived using the formula in (4.26);
N ≈ −20 log10
√
δpδs − 13/14.6(fs − fp) (4.26)
Where δp and fp represent pass-band ripple and edge frequency, while δs and fs
represent stop-band ripple and edge frequency.
However, the ideal PM filter would have a significantly high filter order (N), if
designed as per the compliance requirements. Therefore, a cascaded filter design by
integrating the moving average function with the PM filter is introduced. In this
filter design, the sampling rate is selected as 800 Hz (16× f0), and hence, filter order
of the PM filter and the moving average filter are derived as 22 and 8 respectively.
The group delay of the combined filter unit is one periodic cycle, which is same as the
group delay of the IEEE std. triangular window filter. The moving average filter used
here is a simple static filter, which could be further developed as an adaptive moving
average filter based on the estimated frequency. However, this level of improvement
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is not discussed in this research study as the improvements made in this research
sufficiently satisfy the compliance requirements. Fig. 4.14 illustrates the magnitude
response of the PM - moving average filter developed, against that of the IEEE std.
IEEE std. IEEE std. triangular window filter proposed in the IEEE standard.
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Figure 4.14: Comparison of P-Type Parks-McClellan and example IEEE std.
triangular window filter.
The PM filter exhibits significantly low magnitude response within the modulated
input frequency range of 98 Hz to 102 Hz as highlighted by the purple colour lines.
Furthermore, the PM filter provides improved attenuation within the modulated OBI
interference range (50 – 150 Hz) which could not be perfectly attenuated by the input
anti-aliasing LPF, as the above frequency range belongs to the transition band of
any anti-aliasing LPF.
4.6.3 Improved M-Type Quadrature Demodulation Filter
The M-Type synchrophasor model is proposed for the for measurement and moni-
toring applications, hence the information gathered from the M-Type synchrophasor
can be utilised as a network stability and power quality monitoring tool [162].
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Unlike the P-Type synchrophasor model, the M-Type synchrophasor model should
comply with both harmonic distortion and OBI. Hence, the M-Type QD filter should
be able to attenuate demodulated OBI signals beyond Frps/2 Hz, which are a result
of the QD process. For example, if the frame rate is 10 Hz, the quadrature LPF
should effectively attenuate any frequency components above 5 Hz, which could be
only facilitated by a complex FIR filter.
The IEEE std. C37.118.1 proposes a hamming window function for smoothing the
frequency characteristics of the IEEE std. Sinc filter. Simulation based studies and
few research studies have concluded that the IEEE std. Sinc filter does not comply
with the FE and REF measurements [160, 53]. Gurusinghe et al. [160] discuss that
the IEEE std. Sinc M-Type filter could be further modified to result in improved
accuracy and latency. It is also identified that the IEEE std. Sinc filter does not
achieve the OBI compliance requirements [53]. Hence, the M-Type quadrature LPF
should be carefully designed based on the characteristics of the underlying system.
This research study considers two options for the M-Type quadrature LPFs:
1. Blackman-Harris and Gaussian (BG) Filter – Optimised for harmonic distor-
tion and
2. Parks–McClellan (PM) Filter – Optimised for OBI.
The IEEE std. C37.118.1 specifies different filter design parameters based on the
reporting rate. However, the same standard does not provide a mathematical rela-
tionship on how these parameters are interrelated, and the dependency on the input
152
sampling frequency at the ADC (FADC) and reporting rate (Frps). Roscoe et al. [146]
have detailed the mathematical relationships (given in equations (4.27) and (4.28))
for designing the QD filter, and thus, it is possible to design the required QD filter
at specific reference and sampling frequencies:
N = L× FADC
f0
(4.27)
L =
f0
Frps
[
5.8943 + 1.467 ln
(
f0
Frps
)]
(4.28)
where L and N denote filter length, and filter order respectively.
Even though, the Sinc filter, derived from the formula detailed by Roscoe et al. [146],
provides improved accuracy compared to the original IEEE std. M-Type reference
filter, it can be further enhanced to achieve all the compliance requirements, espe-
cially the FE and RFE requirements, and also to satisfy the TVE requirements under
the dynamic conditions. The main reason for increased error in the TVE estimation
is the comparatively small attenuation of the upper frequency component of the in-
put signal at the 2f0 ±∆ Hz frequency. It is also required to improve the side lobe
attenuation, to minimise the effects of OBI and harmonic distortion. Hence, the
formula to obtain the filter is modified by incorporating the inclusion of the moving
averaging filter by (4.29);
N = L× FADC
f0
− FADC
2f0
(4.29)
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Blackman-Harris and Gaussian Filter
Hamming window based M-Type quadrature LPF is constructed to provide improved
performance under harmonic distortion while ensuring acceptable compliance for
other requirements. Even though there are several windowing functions, which offer
relatively acceptable side lobe attenuation levels, the study conducted by Kumar
et al. [163] reveals an interesting relationship on side lobe characteristics, and they
have implemented a combined filter; hamming window filter and Gaussian filter as
given in (4.30), which has outperformed other filter types.
W (n) =
[
0.54 + 0.46 cos
(
pin
M/2
)]
exp−
1
2(
αn
M/2)
2
(4.30)
where n and M denote filter order and filter length respectively.
Investigations performed as part of this research shows that the combined BG filter
offer approximately more than 100 dB attenuation compared to the attenuation level
provided by the IEEE std. Sinc filter proposed in the standard within the frequency
band of interest. Therefore, the BG is recommended for the M-Type synchrophasor
applications where harmonic distortion level is high.
Parks–McClellan (PM) Technique
The PM technique based filter is constructed to provide improved performance under
OBI, while ensuring acceptable compliance for other requirements. Similar to P-Type
QD filter design, the M-Type QD filter can also be defined based on PM technique.
Since the compliance requirement for response time and delay time is relaxed in
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the M-Type PMU, the filter design can be optimised with a higher order filter as
proposed by Macii et al. [150]. As part of this research, a low-order M type filter
using PM technique is recommended. Construction of the M-Type QD filter based on
PM technique involves careful consideration of specific requirements of the frequency
response as described below.
Filter order of the developed PM filter is selected as same as the BG filter as given
in (4.26). According to the OBI definition in (4.20), the stop band of the filter should
be positioned at Frps/2 Hz. Hence, it is required to have a minimum attenuation of
-20 dB at Frps/2 Hz. Even though, the P-Type synchrophasor is bounded by single
input frequency (fin) range, the input frequency range for the M-Type synchrophasor
is defined based on the reporting rate as defined by (4.31);
50− Frps/2 < fin < 50 + Frps/2 (4.31)
The QD filter is required to introduce significant attenuation at the modulated
input frequency range, to effectively attenuate the up-converted fundamental fre-
quency component. If the minimum stop band attenuation is considered as -20 dB,
which corresponds to harmonic components and OBI of 10% magnitude, the PM
filter should introduce at least -40 dB (0.01) attenuation at the modulated input fre-
quency range since the up-converted frequency component represents the magnitude
of the fundamental component of 100%. Furthermore, it is also advisable to intro-
duce at least -25 dB (≈0.05) attenuation at respective harmonic frequency ranges,
since it is possible to present both harmonic distortion and OBI components in the
input signal due to different causes in the power system.
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Comparison of Windowing and Parks-McClellan Filters
Fig. 4.15 illustrates the performance characteristics of the developed M-Type filters
(i.e. BG and PM) against the IEEE std. Sinc filter. As illustrated in the Fig. 4.15, all
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Figure 4.15: Comparison of M-Type PM, BG, and example filters.
three filters provide minimum attenuation of -20 dB beyond the half of the reporting
rate. PM technique based filter provides better attenuation until 25 Hz in comparison
to the BG filter. It should also be noted that the IEEE std. Sinc filter provides better
frequency attenuation until 10 Hz compared to the filters developed here. Both BG,
and PM technique based filters provide significantly improved frequency response at
harmonic frequency ranges. Also, both filters provide significant attenuation for the
up-converted fundamental frequency component, whereas the IEEE std. Sinc filter
does not introduce localised attenuation within the same frequency range.
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4.7 Performance Evaluation of the P-Type PMU Modal
This section evaluates the steady-state and dynamic performance of the enhanced P-
Type PMU model (i.e. equipped with PM filter and input anti-aliasing LPF) against
the P-Type reference model proposed in the IEEE std. C37.118.1. It must be noted
that IEEE reference model used here is equipped with the IEEE std. triangular
window filter and the enhanced input anti-aliasing LPF, since the inclusion of the
input anti-aliasing LPF will enable a fair comparison between the proposed P-Type
QD filter (i.e. PM filter) and the IEEE std. triangular window filter.
4.7.1 Comparison of Steady-State Compliance
This section evaluates the steady-state performance of the developed P-Type PMU
model under five steady-state compliance tests outlined in the IEEE std. C37.118.1.
Deviation in the Input Frequency
This test was conducted by varying the static frequency offset between ±2 Hz, hence
the resulting input frequency varies 50±2 Hz. Fig. 4.16 illustrates the TVE and FE
characteristics of the PM and the triangular filters under input frequency deviation.
The enhanced PM filter exhibits improved TVE and FE throughout the stipulated
frequency range. The IEEE std. triangular window filter does not comply with the
TVE requirement when the frequency deviation is greater than 1.5 Hz, similarly, FE
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Figure 4.16: TVE and FE variation under the static frequency deviation.
compliance is not achieved when the frequency deviation is greater than 0.75 Hz. As
per the FE graph, the PM filter demonstrates significantly low values throughout the
input frequency range, except when it reaches 48 Hz. Since, the PM filter is calibrated
to provide significant attenuation between 98 Hz -102 Hz, the up-converted input
frequency component is successfully attenuated resulting minimum fluctuations in
the frequency estimation. Therefore, recommended design criterion presented in this
chapter has helped in achieving improved TVE and FE for P-Type PMU.
Deviation of the Input Amplitude
Regardless of the type of the QD filter, the QD technique provides excellent per-
formance under variation in the input amplitude. Therefore, the TVE and FE are
158
insignificantly affected by the input amplitude deviation, hence the test results are
not shown here.
Performance under Harmonic Distortion
As per the IEEE synchrophasor standard, harmonic distortion is the primary form
of interference which should be addressed in a P-Type PMU model. Hence, P-Type
PMU should comply with a maximum TVE of 1% and FE of 0.005 Hz, when 1% of
each harmonic present in the system, where the THD should be less than 0.2%.
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Figure 4.17: TVE and FE variation under harmonic distortion.
As per Fig. 4.17, both filters provide acceptable TVE and FE characteristics.
The IEEE std. triangular window filter exhibits improved FE characteristics up to
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the 30th harmonic which is achieved by precise calibration of the IEEE std. triangu-
lar window filter, to introduce significant attenuation at the harmonic frequencies.
However, frequency notch of the IEEE std. triangular window filter is quite narrow;
in contrast, the developed PM filter provides significant attenuation to address har-
monic distortion, which may occur due to deviation in the input frequency (∆ Hz).
For example, an input signal with a frequency of f0 ± ∆ Hz is associated with nth
harmonic distortion located at n(f0 ± ∆) Hz. Furthermore, the developed PM fil-
ter provides comparatively linear TVE and FE response throughout the harmonic
frequency range.
Performance with Out-of-band Interference (OBI)
The IEEE std. C37.118.1/1a does not define any OBI compliance requirements for
the P-Type PMU. Even though, it is not a compulsory requirement, this analysis
was carried assuming following OBI range considering the reporting rate of 25 Hz
within limits considering probable interference issues related to OBI [164] specially
in smart grid networks;
0 < fOBI ≤ 37.5 Hz; 62.5 ≤ fOBI < 100 (2f0) Hz (4.32)
The developed PM filter provides acceptable TVE values within the entire OBI range
(see Fig. 4.18). This is facilitated by the improved frequency response of the PM
filter within the OBI frequency range.
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Figure 4.18: TVE variation under out-of-band interference.
4.7.2 Comparison of Dynamic Compliance
Step Change of Magnitude – P-Type PMU
Since P-Type PMUs are implemented in protection-oriented systems, a P-Type PMU
model should report transient conditions such as step changes in phase and magni-
tude within an acceptable level of latency. Under this test case, key parameters for
both PM PMU and IEEE PMU are compared under a step change in the normalised
magnitude of the voltage of 10%. Fig. 4.19 details the results;
Fig. 4.19 (a) details the input signal. At 1 s instantaneous step of 10% in the
input voltage magnitude is recoded and that elevated magnitude is maintained for
the entire duration of the test window. As shown in Fig. 4.19 (b) both PM and
IEEE models respond to this step change. IEEE model records a slightly lower
response time, where the midpoint of the step change (i.e.,1.05 p.u) is reached after
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Figure 4.19: Step change in magnitude.
18 ms. PM mode reaches the same magnitude after 21 ms. IEEE model reaches the
final magnitude after 33 ms, however, records noticeable fluctuations. IEEE model
stabilised at 1.1 p.u. at 1.047 s, 47 ms after the step change. PM model does not
record any fluctuations at the final magnitude and reaches the same at 1.038 s, 9
ms prior to the IEEE model. 9 ms approximately converts to half a period of the
fundamental signal (50 Hz), therefore, provides a clear advantage over the IEEE
model with respect to latency of the measurement.
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Fig. 4.19 (c) details the propagation of the percentage TVE over the test window.
As recorded, PM model reaches a maximum TVE value of 7.08 % while IEEE model
records 9.07 %. IEEE std. C37.118.1 does not specify a maximum TVE limit for this
test case. However, it is possible to conclude that PM model records a more accurate
estimation mainly due to lack of fluctuations in the magnitude assessment. The key
measurement required by the IEEE standard with respect to the TVE propagation
is the response time. Response time is the latest temporal point that records a TVE
greater than 1%. Compliance requirement is 40 ms (2/f0).
As per the results, both models record exactly similar response time, 35 ms.
Therefore, both models comply with the response time requirement. It should be
noted that previously highlighted fluctuations in the IEEE model have not con-
tributed to increase response time as per the results of this test case. Propagation
of the FE follows a similar path for both models. However, IEEE model records a
higher maximum FE (0.12 Hz) compared to the PM model (0.10 Hz). Furthermore,
IEEE model records a higher response time for the FE (55 ms) whereas the response
time for the PM model is 51 ms.
Therefore, it can be concluded that the proposed PM model records superior
results in multiple test cases. Considering the primary function of a P-Type PMU
model being protection, even such minor improvements could contribute to enhanced
WAMS assessment.
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Frequency Ramp
Frequency ramp test is conducted as per the test conditions detailed in Section 4.4.
Fig. 4.20, details the results.
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Figure 4.20: Frequency Ramp (P-Class) (a) input frequency (b) estimated
frequency (c) propagation of TVE (d) propagation of FE.
As detailed in Fig. 4.20 (a) system frequency is maintained at 50 Hz until 3 s and
then the system frequency is linearly increased until 5 s at a rate of 1 Hz/s. Fig. 4.20
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(b) illustrates how both the PM model and the IEEE models tracked the frequency.
As shown in Fig. 4.20 (b) PM model follows the same frequency ramp as the input
signal. Both PM and IEEE models records significantly low delay in recording the
increase in frequency as both models indicate the frequency ramp at ≈3.03 s, 30
ms after the event. However, the IEEE model records increasing fluctuations in
frequency estimate along the test period. There are two unstable states at 4.02 s and
4.75 s. Fig. 4.20 (c) illustrates the propagation of the FE. The IEEE model records
significantly high FE values that are well beyond the compliance requirement of 0.01
Hz and FE increases along the test window consistent with Fig. 4.20 (b). The PM
model reaches the compliance requirement of 0.01 Hz at ≈4.5 s and reaches a FE of
0.012 Hz at 5 s. As shown in Fig. 4.20 (d) TVE propagation of the PM model is
contained within the TVE compliance requirement. Consistent with the FE graph,
TVE is also increased along the test window. It can be concluded the PM model
delivered accurate magnitude estimate as TVE is contained within the compliance
requirements and follows a similar path to the FE. However, same cannot be observed
for the IEEE model. TVE reaches 5% at the start of the frequency ramp. This
indicates a significant error in magnitude estimate. Along the time window, TVE
records fluctuations consistent with FE.
As detailed in the above discussion, PM model records significantly superior re-
sults compared to the IEEE model. It should be noted that despite IEEE model
recorded acceptable results in the step change in magnitude, in this test case re-
sults are recorded well beyond the compliance requirement. This also highlights the
requirement for comprehensive testing of PMU models across all test cases.
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4.8 Performance Evaluation of M-Type PMU Models
4.8.1 Comparison of Steady State Performance
Deviation of the Input Frequency
The range for frequency deviation for M-Type PMU is defined as a function of the
reporting rate. Since the reporting rate is selected as 10 Hz, the range of frequency
deviation is ±2 Hz. However, the following input frequency deviation test is carried
out from 45 − 50 Hz, which is the maximum frequency deviation range for the M-
Type PMU. Fig. 4.21 demonstrates the maximum TVE performance of the three
filters on a log scale; PM, BG and Sinc IEEE standard filters.
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Figure 4.21: TVE variation under static frequency deviation.
A simulation test was conducted by analysing maximum TVE value for different
static frequency deviations. The BG and PM filters provide significantly improved
results compared to the example filter, whereas the IEEE std. filter reaches the TVE
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limit under boundary conditions. Furthermore, the BG filter presents a smooth TVE
variation with respect to the PM filter.
Deviation of the Total Harmonic Distortion
According to IEEE std. C37.118.1, M-Type synchrophasor should comply with a
maximum TVE of 1% and FE of 0.005 Hz, when 10% of each harmonic is present
in the system where the THD should be < 0.2%. Fig. 4.22 illustrates the TVE and
FE characteristics of the three filters; PM, BG and Sinc / IEEE standard filters.
It should be noted that both TVE and FE values are displayed in a log scale since
both PM and BG filters provide significantly improved TVE and FE characteristics
in comparison to IEEE std. Sinc filter in the IEEE standard.
The IEEE std. Sinc filter fails to comply with the FE requirements, whereas
TVE requirements are marginally satisfied. However, the enhanced filter provides
exceptionally linear TVE and FE characteristics, which is resulted by the uniform
stop-band frequency response. The TVE and FE graphs for both PM and BG filters
follows a similar trend, where both indices are increased until 30th harmonic and
thereafter gradually decreased.
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Figure 4.22: TVE and FE deviation under harmonic distortion.
Performance with Out-of-Band Interference (OBI)
The developed PM filter is optimised for improved OBI performance, specifically
adjacent to the boundary frequencies of the OBI range. Fig. 4.23 illustrates the OBI
performance of PM, BG and IEEE standard filters.
Although the IEEE std. Sinc filter provides a better linear response than the
developed two filters, the PM filter indicates comparatively better TVE and FE
results near to the boundary conditions, 37.5 Hz and 62.5 Hz respectively. The BG
filter provides significantly low TVE and FE results at the limiting conditions for
OBI. Even though, the IEEE std. Sinc filter complies with the TVE requirements,
168
1e-3
1
10
TV
E 
- l
og
 (%
) TVE
max
Std
PM
BG
12.5 37.5 62.5 90
Out-of-Band Interference - OBI (Hz)
1e-6
0.01
1
FE
 - 
lo
g 
(H
z)
FE
max
Figure 4.23: TVE and FE variation under out-of-band interference.
FE compliance could not be achieved at the boundary conditions.
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4.8.2 Comparison of Dynamic Compliance
Step-Change in Magnitude
Test case for step change in magnitude for M-Type is same as that of the P-Type
test case. The test is carried out in two steady states with a step transition from one
to another. Step size is ±10%. Fig. 4.24 details the performance of PM, BG and
IEEE std. models under this test case.
Fig.4.24 (a) summarises the variation in magnitude of the input signal over the
test window; at 1 s magnitude is instantaneously changed to 1.1 p.u., a 10% step
increase in magnitude. Fig. 4.24 (b) details the propagation of estimated magnitude
by three PMU models. PM model stabilises to the second steady state first with
minimum fluctuations. BM model reaches the second steady state first, followed by
an overshoot of 10.6% overshoot. This marginally violates the compliance require-
ment for maximum overshoot (10%). IEEE model reaches the second steady state
the last. IEEE model also records fluctuations with a maximum overshoot of 10.7%.
Delay time, the time elapsed to reach the midpoint of step change (1.05 p.u.), is
comparable for PM (157 ms) and BG (160 ms). Delay time for the IEEE model
is 190 ms, which is significantly greater than (≈ 2 periods) the proposed models.
This is achieved by introducing custom designed, improved QD filters with low filter
order for both the PM and the BG models. Performance of both TVE and FE are
compared assessing the response time for this test case.
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Figure 4.24: Step change in magnitude M-Type (a)input signal (b) magnitude
estimation (c) propagation of FE (d) propagation of TVE.
Fig. 4.24 (c) details the propagation of FE. FE of the IEEE model is compara-
tively higher in both steady and transition states and includes noticeable fluctuations.
The response time for FE is defined as the time period between the first and the last
point of FE recording higher value to that of the compliance requirement. PM model
exceeds the FE limit of 0.005 Hz at 1.1025 s and the last point to record a higher FE
is at 1.2125 s. Therefore, the response time of the PM model is 110 ms. Response
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times for BG and IEEE models are 130 ms and 158 ms respectively. However, all
three response times satisfy the compliance requirement of 280 ms (14/f0). It should
be noted that FE of the IEEE model reaches significantly high values during the
transition window. Current standard does not include a limit. This is a feasible
improvement that could be included in the IEEE standard as significantly high FE
during a prolonged transition window could result in costly and erroneous estima-
tions.
Fig. 4.24 (d) compares the TVE propagation for all three models. All three
models reach a TVE value of ≈ 10% at 1 s. This is resulted due to the delay in
magnitude estimation. All three models sustain this value until magnitude estimation
reaches the second steady state value. TVE estimations include fluctuations within
the transition window, consistent with error introduced due to FE. TVE responses
are also compared based on the response time. The response time is defined as the
time period between the first and the last TVE value exceeding 1%. PM, BG and
IEEE models record response times of 190 ms, 184 ms and 219 ms, respectively.
Interestingly, BG model records the lowest response time for TVE despite being
the second best in FE. However, observation of the magnitude response reveals that
BG model reaches the second steady state first despite having an overshoot. However,
this overshoot quickly decayed so that TVE approached 1% prior to other two models.
Comparison of PM, BG and IEEE models reveal that both PM and BG models
record significantly improved results compared to the IEEE model. Furthermore,
PM records marginally improved results in both magnitude and frequency estimation.
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BG model records a lower response time.
Frequency Ramp
Main difference between the M-Type and the P-Type frequency ramp test is the
frequency range. Even though the P-Type test has a range of ±2 Hz, the M-Type
test has a range of ±5 Hz (45 Hz to 55 Hz). Rate of change in the frequency is
±1 Hz/s, same as the P-Type test case. Hence, this test case is consistent with the
frequency band of interest of ±5 Hz for WAMS monitoring applications. Fig. 4.25
details the performance of PM, BG and IEEE PMU models under this test case.
As shown in Fig.4.25 (a) system frequency is maintained at 50 Hz until 1 s and
then linearly increased at 1 Hz/s rate. The final frequency of 54 Hz is recorded at 5 s.
Fig.4.25 (b) illustrates the propagation of estimated frequency by tested PMU mod-
els; PM models and BG model closely follows the system frequency, whereas IEEE
model includes fluctuations with increasing frequency and magnitude. Furthermore,
IEEE model includes inconsistencies that are resulted due to discrete states of the
phase angle estimation process. Fig.4.25 (c) details the FE for each PMU model.
Comparison of FE provides magnified view of the accuracy of frequency estimation.
PM model complies with the FE compliance requirement for the entire duration of
the test window. PM model contains random spikes (within the compliance bound-
ary) during the ramp, however, does not increase with the system frequency. In
contrast, FE of the BG model is increased with the system frequency. BG model
reaches the boundary condition (0.005 Hz) at ≈3.4 s (when the system frequency is
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52.4 Hz). The final FE reading at 5 s is 0.0015 Hz. It should be further noted that
BG model includes fluctuations in FE between 0.001 and 0.015 Hz. IEEE model
records increasing FE with rapid fluctuations. The highest recorded FE is greater
than 0.15 Hz which is 30 times greater than the compliance criteria. Therefore, it can
be concluded that IEEE model significantly fails to reach compliance criteria for this
test case. Fig. 4.25 (d) compares the TVE propagation. As detailed, the percentage
TVE increases with the system frequency. TVE of the PM model contains within
the compliance criteria for the entire test window. BG model marginally violates
compliance criteria beyond 4.75 s and reaches a maximum of 1.13 % at 5 s. This is
an interesting result given that BG model violated FE compliance criteria at ≈3.4 s
yet achieved acceptable TVE values within the majority of the test window. There-
fore, it can be concluded that despite having some error in frequency assessment, BG
model should have included insignificant magnitude error. In contrast, IEEE model
fails to comply with the compliance criteria beyond ≈2.2 s and reaches a maximum
TVE value of 4.71 % at 5 s. This corresponds to significant error in both frequency
and magnitude assessment.
Therefore, it can be concluded that PM model outperforms other two models in
this test case. BG model marginally violates compliance criteria while IEEE model
fails to comply for the majority of test window.
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Figure 4.25: Frequency Ramp (a) input frequency (b) frequency estimation (c)
propagation of FE (d) propagation of TVE.
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4.8.3 Comparison of Proposed M-Type Models with the Tick-
Tock Model
Aforementioned, Roscoe et al. [146] have proposed an improved PMU model based
on the QD technique (i.e. Tick-Tock Model). This Tick-Tock model continuously
corrects the mixing frequency as per the instantaneous fundamental frequency of the
input signal, so that the estimation error is minimised. The quadrature LPF (M-
Type) is custom designed to attenuate OBI and harmonic components. This filter
has a cut-off frequency of 25 Hz and hence, better suited for higher reporting rates.
Roscoe et al. [146] mentioned that the proposed model does not optimally attenuate
OBI signals in the 75-85 Hz range for a reporting rate of 50 Hz. Interestingly, the
same model fully complies with the OBI requirements for 10 Hz reporting rate. This
observation might have positively impacted by the limited OBI frequencies (55 Hz,
65 Hz , 75 Hz and 85 Hz) with which the test is conducted, where the proposed M-
Type filter in [146] has perfectly positioned frequency notches for the demodulated
components of the above OBI frequencies. Hence, random OBI components (i.e.
62.5 Hz) might not be effectively attenuated by this filter and should be evaluated
for compliance. Fig. 4.26 provides a comparison of OBI performance of the proposed
methods (PM and BG) against the Tick-Tock and Standard models for Frps of 10
Hz.
Above comparison is conducted based on the published information available for
the Tick Tock model. As per Fig. 4.26, the proposed BG and PM methods perform
better when the OBI is higher. However, in the boundary condition of 55 Hz OBI,
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Figure 4.26: Comparison of TVE/FE of PM, BG, Standard and Tick-Tock models
under OBI.
both standard and Tick-Tock models perform marginally better than the proposed
models.
4.9 Comparison of Proposed Model with Commercial Mod-
els
Commercial synchrophasor (or PMU) implementations are predominantly based on
the fast Fourier transform (FFT) based methods. Gurusinghe et al. [68] have con-
ducted a detailed research analysing the performance of the PSCAD/EMTDC, a
commercial PMU unit based on FFT algorithm, against the example SEA of the
IEEE std. C37.118.1 where they have found that the FFT algorithm could not
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achieve compliance requirements in the majority of test cases. Fig. 4.27 compares
the performance of the proposed P-Type PM PMU against a standard FFT PMU.
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Figure 4.27: Comparison of TVE between the FFT and the proposed (P-Type PM
based) synchrophasor models.
The TVE estimation of the FFT algorithm contain significant fluctuations in the
accuracy indicating the dependency by the frequency resolution of the underlining
algorithm specially in estimating fractional frequencies. Furthermore, the accuracy
of the FFT algorithm significantly decrease in the boundary conditions. However, it
should be noted that even though commercial PMU developments are based on FFT
methods, there can be several variations and proprietary modifications to the basic
FFT method.
4.10 Chapter Summary
This chapter proposes improved P-Type and M-Type reference PMU models. The
major improvements are introduced for the QD filter of both P-Type and M-Type
reference PMU models, while the design criteria for the input anti-aliasing LPF is also
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thoroughly discussed. For the P-Type PMU model, a cascaded QD filter is proposed,
using modified PM and moving averaging filters. Two QD filters are proposed for
the M-Type PMU model. A BG filter is optimised for conditions with harmonic
distortion and PM filter is optimised for conditions with OBI. In addition, the ADC
algorithm is also optimised for the M-Type QD filter to improve overall performance.
The steady-state and dynamic compliance tests conducted on developed PMU models
indicate significantly improved TVE and FE performance in comparison to the IEEE
std. filters. The enhanced PMU models proposed in this chapter can be used as
advanced benchmark models for comparison of different PMU estimation algorithms.
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CHAPTER 5
COMPARISON OF PROMINENT SYNCHROPHASOR ESTIMATION
ALGORITHMS ON SIMULATION AND HARDWARE PLATFORMS
5.1 Introduction
Requirement for establishing verified reference PMU models for both P-Type and
M-Type synchrophasors was discussed in Chapter 3, and Chapter 4 elaborated how
such models are developed and tested against currently available reference models
provided in the IEEE std. C37.118.1. Proposed improved P-Type and M-Type ref-
erence models are developed based on the quadrature demodulation (QD) technique.
However, as detailed in Chapter 2, there are several other PMU models developed
based on different mathematical models and numerical approximation techniques.
Synchrophasor estimation algorithms (SEAs) have consistently been a popular
research area within the field of synchrophasor technology. As a result, many SEAs
are being frequently introduced in the research community [2, 165]. These novel
research studies bring in improved synchrophasor models based on numerous math-
ematical models. Many such mathematical models are not traditionally used for
development of SEAs, but for other applications ranging from statistics to machine
learning. For example, phase locked loop (PLL) is a popular approximation tech-
nique used in control systems to isolate signals in a noisy environment. However,
there are many recent PLL based synchrophasor models that provide enhanced per-
formance, especially with respect to latency of estimation [59, 166]. Some of these
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studies implemented such PLL models on model hardware platforms [167].
Despite the availability of several advanced SEAs in the literature, not many
of those algorithms are being implemented in commercial PMUs. In fact, majority
of commercial PMU devices are still developed based on variants of the discrete
Fourier transform (DFT) method, which is a relatively inferior estimation technique
especially under dynamic conditions [168] that are typically observed in wide-area
power networks. In fact, the capability to identify dynamic and transient conditions
is a key requirement for a P-Type PMUs, since such conditions directly impact on
the the real-time stability of wide-area power networks. Most of the commercial
PMUs claim to comply with the IEEE std. C37.118.1/1a based on the performance
under steady state test cases, and hence, performance under dynamic conditions is
unknown of majority of commercially PMUs.
Castello et al. [162] have conducted an elaborative research study by comparing
the dynamic performance of existing SEAs based on the DFT method. It is shown
that the performance of the DFT based SEAs could be significantly improved by
introducing a windowing function. Their comparative study recorded a maximum
TVE error of 1.063% for a generic DFT model, whereas the same measurement for
the Hann-window based DFT model was 0.218% under an off-nominal frequency
condition of 51 Hz. However, their research is limited to comparison of TVE error
under dynamic conditions in a simulation environment. DFT technique provide ex-
cellent results under such test cases. Furthermore, DFT models could easily outper-
form many complex mathematical models under harmonic distortion. Unfortunately,
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same cannot be stated on the performance of the DFT based methods under dynamic
conditions. Many research studies highlighted issues with DFT based synchrophasor
models. As Gurusinghe et al. [57] details, DFT based models are susceptible for spec-
tral leakage and picket fence effects, which can only be eliminated by implementing
additional filtering stages that impact on latency and cost. Dependence of commer-
cial PMUs on DFT based methods has a detrimental effect on the overall growth of
the synchrophasor industry as a whole. Installation and commissioning of technologi-
cally inferior PMUs in mission critical power networks increases the risk of erroneous
detection or failure to detect fault conditions, which could lead to network wide
catastrophic conditions. As a result, network operators would not be able observe
improved results in a synchrophasor based WAMS, compared to legacy WAMS. Such
occurrences may have a prolonged negative impact on the growth of synchrophasor
technology. PLL is another prominent technique used in SEAs. PLL based models
provide excellent response times as they derive at the phasor estimation based on an
iterative process. Due to these desirable capabilities, MATLAB/Simulink platform
has also adopted the PLL technique for the development of a PMU model [89].
As previously mentioned, academic literature introduces novel synchrophasor es-
timation techniques that claim to provide superior performance. However, majority
of such studies are conducted on simulation-based environments [169]. From the per-
spective of commercial manufactures, this could be a significant barrier to implement
these novel SEAs in their commercial PMU models. Even though, simulation-based
evaluation provides a good starting point for performance comparison, it overlooks
several factors that may significantly influence on practical implementation. One
182
such aspect is feasibility of developing complex synchrophasor models on hardware.
Every simulation-based logic, integration and other mathematical operations should
be performed by electronic devices. If these simulation-based models are not mod-
elled on hardware, a potential PMU manufacturer would be required to do so, prior
to commercial manufacturing. On the other hand, hardware based synchrophasor
model may fail to produce similar results obtained in the simulation platform due
to various assumptions made in the simulation environment. For example, such
assumptions could be related to operating regions of electronic devices and tempo-
ral performance. From a researcher’s perspective, one of the key issues faced by
many researchers is the unavailability of laboratory scale, cost effective hardware
test platforms that offer reliable test conditions. However, there are a few notable
contributions made in this area by few researchers.
5.1.1 Addressed Research Question
This chapter aims to investigate research question 02, How to validate and compare
the real-time performance of prominent SEAs on simulation and hardware platforms?
This chapter includes a comprehensive performance comparison of prominent P-
Type PMU models under both steady state and dynamic conditions in simulation
and hardware test environments. It should be noted that the comparison of M-Type
PMU models is out of scope of this study. The main reason for selection of P-Type
PMU models for this study is susceptibility of P-Type PMUs under dynamic condi-
tions especially in the presence of jitter in hardware platforms. By comparing the
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performance of P-Type PMUs in both hardware and simulation platforms provides
better insights into jitter related issues of the proposed hardware platform and sen-
sitivity of each PMU model to transient conditions resulted due to jitter in the test
platform. On the other hand, majority of research studies into development of PMU
models mainly focused in deriving and testing of P-Type PMU models. As a result,
P-Type PMU models based on prominent synchrophasor models are referred and
compared in other related studies. On the other hand, there is a limitation in the
availability of reliable M-Type PMU models in the literature.
5.1.2 Structure of this Study
This study is organised as follows. Section 5.2 details the process followed in the
development of the hardware test platform. Section 5.3 details the finalised hardware
and simulation test platform. Section 5.4 explains the factors considered in selecting
prominent SEAs. Section 5.5 compares the results under steady-state test cases,
whereas Section 5.6 compares performance under dynamic test cases. Section 5.7
discusses the key findings and provides a summary for this chapter.
5.2 Hardware Platform for Evaluation of SEAs
There are few research studies that attempted to conduct hardware based perfor-
mance analysis of SEAs. These efforts range from straight forward play back units
to comprehensive PMU and PDC models [170].
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Gurusinghe et al. [57], have proposed a simple and straightforward methodol-
ogy for evaluation of steady state and dynamic state compliance of any PMU unit.
Common format for transient data exchange (COMTRADE) is defined in the IEEE
std. C37.118.1 as the standard format of input signals. In [57], a real-time playback
device is used to precisely recreate simulation based input signals in COMTRADE
format and then, these signals are processed by the PMU unit after time synchro-
nisation and ADC. This set-up greatly reduces the verification process of any PMU
unit and especially useful for performance validation of commercial PMUs.
The first step in comparing SEAs in a hardware platform is to develop a feasible
signal conditioning unit which serves the purposes of acquisition and digitisation of
the input signal. In [68], a PMU test setup using a COMTRADE signal generator
and real time playback device is introduced. However, this system is more suited
for comparison of commercial PMUs as it does not provide a customisable software
platform to test different SEAs. Laverty et al. [29] developed a low-cost, open-source
standalone phasor measurement unit (PMU), referred to as the OpenPMU. Despite
being a fully functional PMU, the OpenPMU platform facilitates the implementation
of different SEAs to its LabVIEW software module. Hence, OpenPMU module
provides a flexible platform to evaluate both static and dynamic performance of
different SEAs. Commercial vendors, such as National Instruments also provide
fully-fledged two PMU test platforms that are comparatively economically infeasible
for laboratory-based testing [171].
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5.2.1 Hardware Platforms
Chapters 2 and 3 provided references to some of the recognised hardware based PMU
test platforms and included a comparison of three platforms; OpenPMU, GridTrack
and DTU-PMU. Chapter 3 concluded that OpenPMU provides the most flexible ar-
chitecture for testing of any arbitrary SEA.
As detailed in Chapter 3, OpenPMU is consisted of three main sub modules; measure-
ment, digital signal processing based phase estimation and communication. Phase
estimation module also consists of transient detection functionality and local stor-
age. However, for the scope of this study these two functionalities are not utilised
as instantaneous phasor is calculated by using three different SEAs. Furthermore,
telecommunication module (based on IEEE std. C37.118.2) is also not utilised within
this study as phasor estimation is locally performed.
Phasor estimation module performs independently to measurement and telecomms.
modules. The out-of-the-box phasor estimation module runs a SEA based on the
least square method. This SEA within this module can be replaced as per the re-
quirement.
First version of OpenPMU platform required a third party data acquisition unit.
However the most recent version is developed as a fully open source platform. Even
though, OpenPMU is capable of receiving any data streaming representing any input
condition, the same can not be assumed for the generation of the input signal. This
requirement will be further explored in Section 5.2.3, Construction of a specialised
186
signal generator.
5.2.2 Simulation Platform for Evaluation of SEAs
There are several simulation platforms cited in the literature as feasible platforms for
modelling SEAs. Some researchers used DIgSILENT PowerFactory software package
[172] to model and analyse synchrophasor based WAMS due to its inherent sup-
port for power system development. Another commonly used software platform is
PSCAD that is also a specialised software to analyse power systems. However, in this
thesis MATLAB SIMULINK is used due to its advanced capabilities in modelling
signal processing systems by incorporating user defined parameters, and availabil-
ity of support for integrating with several third-party and open source applications.
Furthermore, SIMULINK is well referenced in the literature, and used by most of
the research studies. One of the key challenges with any simulation system is to find
an appropriate hardware platforms that can be seamlessly integrated to regenerate
simulation based signals. Since SIMULINK is a mature software platform, there are
several hardware platforms supporting this level of integration.
5.2.3 Construction of a Specialised Signal Generator
Requirement for an input signal generation system
Above detailed hardware test platforms, such as OpenPMU are not primarily devel-
oped for comparison of SEAs, but for analysing various aspects of power networks
187
by using the out-of-the-box SEA. Therefore, such models are developed based on the
assumption that there is a feasible method of generating input test signals. However,
a comprehensive evaluation of SEAs require modelling of both steady state and dy-
namic test conditions as specified in the IEEE std. C37.118.1/1a. These test cases
consist of range of conditions that could be quite difficult to generate by using com-
monly available signal generators. For example, test cases for harmonic distortion
and measurement of bandwidth involve custom input conditions that are impossi-
ble to generate using any standard signal generator; Harmonic Distortion could be
modelled as in (5.1):
X = XM cos (2pif0t+ ϑ)± 0.1XM cos (2pinf0t+ ϑ); n ∈ Z{1, 50} (5.1)
Where, XM is the amplitude of the fundamental component, ϑ is the initial phase
angle, and f0 is the fundamental frequency.
Measurement of bandwidth is given as in (5.2):
X = Xm[1 + kx cos(ωt)]× cos
[
ω0t+
2pin
3
+ ka cos(ωt− pi)
]
; n ∈ {−1, 0, 1} (5.2)
Where, kx is the amplitude modulation factor, and ka is the phase modulation
factor.
Therefore, availability of a versatile custom-built signal generation system is one of
the key requisites for conducting of a comprehensive hardware based synchrophasor
evaluation. The signal generation system presented here is capable of producing all
test signals, based on the sinusoidal pulse width modulation (SPWM) technique.
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Operating principle of the digital-to-analog conversion (DAC) system
Chapter 3 detailed the requirement for conversion of the input signal to a digitised
form prior loading into a digital signal processing unit. As identified in Chapter
3, sinusoidal pulse width modulation (SPWM) technique is used for this purpose.
However, it is then required to transform the digitised signal back to analog form to
form the input signal.
Remainder of this section discusses how this process is performed.
Selection of the digital signal processing (DSP) Unit
DAC resolution (as in (5.3)) refers to the number of levels of the DC components
that is directly influenced by the CPU clock rate of the PWM module and the PWM
carrier frequency.
RDAC =
RCPU
FPWM
(5.3)
Where RDAC , RCPU and FPWM represent DAC resolution, CPU clock rate and the
PWM carrier frequency.
For example, if the CPU clock rate is 100 MHz and the PWM frequency is 10 kHz,
the resolution would be 10, 000 times. Hence, the output maximum voltage could
be divided it to 10,000 steps. Therefore, the resolution of the PWM/DAC system is
a major factor in selecting the DSP unit. Moreover, the selected DSP unit should
be capable of integrating to established simulation platforms such as MATLAB and
LabVIEW.
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There are several DSP families available from different open source (i.e. Arduino)
and commercial hardware suppliers (i.e. National Instruments, Texas Instruments
and Sparkfun Electronics). Hence, the selection of the DSP unit was primarily influ-
enced by the compatibility and available support for integration with the MATLAB
SIMULINK platform, the highest achievable resolution and the cost factor. The
Texas Instruments C2000 Launchpad offers a CPU clock of 100 MHz and therefore,
it is possible to achieve 16 bit resolution with this unit while other comparable units
offer 10 bit resolution. Moreover, it fully supports the MATLAB SIMULINK envi-
ronment. Therefore, Lauchpad F28069M DSP unit of the C2000 Piccolo family from
the Texas instruments was selected as the DSP unit.
5.2.4 Selection of Input Low-pass Filters
Analysis of the Fourier components of the digitised SPWM square function reveals
that, there are several other harmonic components that occur at integer multipliers
of the PWM carrier frequency, which could be eliminated by introducing an ideal
low-pass filter (LPF). Since, any practical filter would not resemble an ideal filter, the
accuracy of the DAC conversion will directly impact by the properties of the LPF.
Therefore, it is generally required to select a LPF with a lower cut-off frequency
and rapid stop-band roll-off despite it may limit the bandwidth of the DAC system.
Moreover, passive filters are not used due to high impedance loading issues. Even
though, gain bandwidth is a significant problem in high frequency DAC systems, the
parameters of a general-purpose operational amplifier (op amp) would be suitable
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for this application.
The IEEE C.37.118.1/1a specifies the test conditions including the parameters of
the test signal. The generic input signal considered for synchrophasor estimation is
given by (5.4):
x(t) = A0 cos(2pif0t) +
50∑
n=h
Ah cos(2pihf0t) + AOBI cos(2pifOBIt) (5.4)
Where A0, f0, Ah, AOBI and fOBI represent the amplitude of the fundamental
component, fundamental frequency, amplitude of harmonic components, amplitude
of OBI component and OBI frequency.
As detailed in (5.2), any test signal can be divided into two parts; primary input
signal and the interference signal. According to the standard, the fundamental fre-
quency (f0) of the main input signal could be either 50 Hz or 60 Hz, which is typical
for any power system around the world. For this study, 50 Hz was selected the fun-
damental frequency, since the Australian power grid is operating at 50 Hz. Since,
the proposed system is only intended to use as an input system for validation of the
performance of SEAs, the characteristics of the input signal is predefined. Consid-
ering the test cases involved with P-Type PMU, fundamental frequency may vary
between 48 Hz to 52 Hz. Furthermore, Thilakarathne et al. [45] have conducted a
detailed analysis on the design aspects of the input LPF for a synchrophasor system.
According to their study, the cut-off frequency of the LPF should be at least 62.5 Hz
for a P-Type PMU system with a reporting rate of 25 Hz. They further recommend
using a custom Chebyshev filter with fast roll-off in the stop band.
Interference signal can be of two forms; OBI and harmonic distortion. As previ-
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ously described, OBI frequency (fOBI) is dependent on the reporting rate. However,
fOBI is present in 0 < fOBI < 100. There could be harmonic components with
1% amplitude of the fundamental signal where total harmonic distortion is < 0.2%.
Therefore, maximum frequency, max(hF0) the harmonic component would be 2500
Hz.
Analysis of above test criteria establish that at least two LPF blocks are required
to recreate the two components of the test signal, where one filter block would receive
the primary input signal while the other LPF would receive the harmonic or OBI
signal depending on the test case. Hence, it is proposed to use two second order
LPFs; one for the primary input signal and the other for interference signals. Fig.
5.1 details the architecture of the 2nd order active LPF.
Figure 5.1: Schematic Diagram-2nd order active filter
Even though, parameters of the first LPF block could be predefined as per the
characteristics of the primary input signal, parameters of the second LPF is required
to be adjusted based on the underlining test case. For example, the highest frequency
of the primary input signal 52 Hz. Therefore, the parameters of the first filter block,
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such as the cut-off frequency could remain a constant. In contrast, the harmonic
signal could be varied from 1st harmonic (100 Hz) to 50th (2500 Hz), and therefore
filter parameters are required to constantly update depending on the test case.
As per the generic second order active LPF in Fig. 5.1, the cut-off frequency of
the LPF is given by (5.5):
fc =
1
2pi
√
R1R2C1C2
(5.5)
The selected values for the primary LPF are R1, R2 = 7.68 kΩ and C1, C2 = 330 ηF
Therefore, the values of R1, R2, C1 and C2 could be selected in order to obtain the
desired cut-off frequency [170].
Nonetheless, the design of a common LPF to attenuate all interference signals
(OBI and harmonic) is not straightforward, since the lowest allowable frequency is
12.5 Hz (lowest OBI signal) and the highest allowable frequency is 2500 Hz. More-
over, it would not be practical, if separate static LPFs were developed for each of
harmonic component. Therefore, three distinct LPFs with cut-off frequencies of 200
Hz, 1500 Hz, 3000 Hz are developed for the attenuation of the interference signal,
depending on the test case. However, it is identified that accuracy of the generated
signal would have been significantly improved if a customisable active input LPF
bank was implemented for the attenuation of interference signals.
Above requirement for multiple LPFs for the re-creation of interference is a draw-
back of the proposed input system. Therefore, a proven mathematical model is re-
quired to implement the corresponding LPF, depending on the test case. Payne and
Toumazou [173] proposed two mathematical models, state variable substitution and
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intermediate variable generation, that could be used to synthesise a linear trans-
fer function. Kiela and Navickas [174] proposed a cascaded filter architecture with
variable filter order and cut off frequency focusing on wideband radio transceivers,
however, the same architecture could be effectively used for development of composite
LPF bank for the proposed system.
Another important feature of the interference signal (harmonic and/or OBI sig-
nal) is that it should have a significantly low amplitude (one percent of the main
signal), compared to the primary input signal. This requirement is fulfilled in the
adder unit by strategically selecting resistor values for the two inputs. The schematic
diagram of the deployed adder unit is detailed in Fig. 5.2.
Figure 5.2: Schematic diagram of the adder unit
In the Fig. 5.2, the gain of the input signal is given by the following equations.
Assuming input two is provided with the interference signal, the value of R1 and R2
can be selected in a way that generates 1% of the magnitude of the main signal is
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provided by the interference signal.
Gain = −R3
R2
(5.6)
5.3 Proposed Test Platform
Previous section detailed the methodology used for modelling of a practical signal
generation system with the capability of generating all the test cases required for
evaluation of a PMU model. This signal generation system is then integrated with
a LabVIEW based DSP system, on which selected SEAs are modelled. Architecture
of the complete PMU test platform is detailed in Fig. 5.3.
Figure 5.3: Architecture of the proposed test platform
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5.3.1 Calibration of Test Signals for Hardware Platform
As detailed in the Section 5.2, the LPF performs a critical role in converting the
PWM signal into a sinusoidal waveform which replicates the input signal. However,
the use of a LPF introduces an amplitude and phase shift to the resultant signal,
which is a common phenomenon when using any active filter. Therefore, authors have
modified the test signal for the impairments caused by the LPF, prior sending through
the LPF. Therefore, the test signal was modified by introducing a phase shift and
magnitude gain in the simulation environment by using digital signal processing tools
in accordance with the transfer function of the LPF associated with the hardware
system. Comparison of the modified and the original signals against the simulation-
based signal is detailed in the Fig. 5.4.
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Figure 5.4: Phasor correction of re-generated signal
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5.4 Selection of Prominent Synchrophasor Estimation Algo-
rithms (SEAs)
As detailed in the introduction, SEA is the primary element of a PMU unit, which
generates frequency and phasor estimation from the input signal. Several research
studies have been conducted by analysing the static and dynamic responses of algo-
rithms. However, most of these research studies are only limited to simulation-based
testing [96] and thus, not primarily addressed associated issues with stability aspects.
Moreover, the majority of algorithms are not optimised for accurate frequency cal-
culation under electromechanical transients, especially at load busbars [168]. Hence,
this chapter analyses the steady-state performance of three prominent SEAs (i.e.
QD, DFT and PLL) in both hardware and simulation platforms.
Chapter 2 and Chapter 3 identified QD, PLL and DFT are three prominent
algorithms due to their significance and impact on synchrophasor technology both
in industry and in academia.
Reference PMU models based on the QD technique was proposed in Chapter 04.
A Parks-McClellan (PM) technique based P-Type PMU and two M-Type PMUs
(PM technique based model optimised for OBI and Blackman-Harris Gaussian (BG)
window based model optimised for harmonic distortion). The P-Type reference PMU
model is selected as one of the PMU models considered for this study. This not only
facilitates comparison of other leading PMU models against this newly established
reference model, but also evaluating the performance of the reference model on the
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identified hardware platform.
Selection of the DFT method does not necessarily mean that DFT is a superior
SEA. In fact as previously detailed, DFT method has several short comings com-
pared to many novel SEAs. However, still DFT is the predominately used SEA in
commercial PMUs [175]. Commercial PMU manufactures deploy propitiatory ver-
sions of core DFT method to improve the efficiency and accuracy of estimation.
As previously mentioned, PLL technique follows an iterative approach to estimate
synchrophasors, and hence allows comparatively low response and delay times.
5.5 Evaluation of Steady State Performance
This section details the performance comparison of the three tested algorithms as
per the IEEE std. C37.118.1/1a under steady-state conditions. Even though the
out-of-band- interference (OBI) is not included under the compliance requirements
of P-Type synchrophasor; a model study is conducted to evaluate the performance
under OBI. This analysis is conducted by evaluating total vector error (TVE) and
frequency error (FE) characteristics [176].
5.5.1 Static Offset in the Input Frequency
This test is carried out by applying a static frequency deviation to the input signal
and observing the maximum TVE and FE results over a 5 s period. The IEEE Std.
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C37.118.1 specifies a static input frequency range of ±2 Hz. Hence, the frequency of
the input signal is varied from 48 Hz to 52 Hz in 0.5 Hz steps.
Simulation results
As per the simulation results detailed in Fig. 5.5, all three methods comply with the
TVE requirement (< 1%) as specified in the IEEE synchrophasor standard, whereas
PLL method provides the lowest TVE values. However, both the QD and DFT
techniques provide higher accuracy near 50 Hz frequency or when the static frequency
difference is less than 0.5 Hz. Further test cases were also performed to establish
above argument. The main difference between PLL and other two methods was
that the TVE value of the PLL estimation gradually decreased, whereas other two
methods stabilise at a particular TVE value despite the length of the simulation time.
The comparison of FE characteristics indicates a significant performance difference
in these three methods as shown in Fig. 5.5. The PLL method complies with the FE
characteristics in all static frequency deviations, where the largest frequency error
recorded was 0.000135 Hz, which is well below the required compliance level of 0.005
Hz.
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Figure 5.5: Deviation of TVE% under static frequency offset (simulation).
The PM technique based QD SEA complies with the FE requirements with the
exception of the boundary frequencies (i.e. 52 Hz and 48 Hz) where the recorded
maximum FEs were 0.0056 Hz and 0.008 Hz. The DFT technique based model
did not comply with the FE requirements at 1 Hz static frequency difference. This
observation could be directly correlated with the frequency resolution of the DFT
system, which will be further discussed in the discussion section.
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Figure 5.6: Deviation of FE under static frequency offset (simulation).
Hardware results
Evaluation of the TVE and FE characteristics in the hardware platform reveals that
the hardware based results for all three methods exhibit lower accuracy compared to
simulation-based results according to Fig. 5.7. However, PLL model complies with
the TVE compliance requirements across the entire frequency range. The QD model
complies with the TVE requirements apart from boundary frequencies (48 Hz and 52
Hz) indicating a maximum TVE error of 1.53% at 48 Hz. The DFT model provides
contrasting TVE results in the hardware platform compared to the performance
of the other two models in the hardware platform and the TVE performance of
DFT method in the simulation platform. The DFT model only complies with TVE
requirements when the static frequency difference is 0 and 1.5 Hz. The TVE error
of the DFT model at the boundary conditions ( ±2 Hz) has TVE values above 5%.
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Even though, the TVE results of the DFT retains the same pattern compared to
simulation results, the error margins have significantly widened. However, hardware
FE results of the DFT model marginally differs from the simulation results. This
highlights the fact that, TVE results significantly increased due to errors is magnitude
estimation in the hardware platform. As this level of error is not visible hardware
TVE results of other two methods, it can be concluded that this has resulted due to
inaccuracies of the DFT based phasor estimation process, specially when the input
frequency deviates from the nominal frequency. This highlights the requirement for
adaptive DFT methods which are able to iteratively adjust the nominal frequency
based on the input frequency. The FE results detailed in Fig. 5.8 compares the
Figure 5.7: Deviation of TVE under static frequency offset (Hardware).
performance of these models in the hardware platform. The PLL-based model com-
plies with the FE requirements across the static frequency range. Even though the
recorded maximum FE of the PLL model is comparatively higher to that of the sim-
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ulation platform, the results contain well within the compliance requirements of the
FE. The FE performance of the QD model is also comparatively inferior to its simu-
lation performance, where the FE has marginally reached the limiting conditions of
0.05 Hz error when the static frequency difference is greater than ±1.5 Hz. The DFT
model has indicated the highest FE values, similar to its performance in the simula-
tion environment. The highest FE value was recorded at ±(0.5 ≈ 1) Hz frequency
deviation, where the maximum FE was 0.0407 Hz. This type of abnormality can
be explained be referring to the frequency resolution of the DFT system. However,
Figure 5.8: Deviation of the FE under static frequency offset (Hardware).
above FE performance of the DFT model does not justify the fact of reaching a TVE
value of over 5% at the boundary condition. This observation has led to conducting
further tests for static frequency deviations with different step sizes. Further analysis
of the DFT model on the hardware platform established that the TVE error is not
only resulted in the significant error in frequency estimation but also the erroneous
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amplitude estimation directly impacted on the TVE estimation. These key findings
motivated to propose improvements to the generic DFT based synchrophasor model,
which will be elaborated in the discussion section.
5.5.2 Performance under Harmonic Distortion
Harmonic distortion is identified as the main form of distortion in the scope of P-
Type synchrophasor estimation. The IEEE Std. C.37.118 specifies a maximum TVE
and FE compliance of 1% and 0.005 Hz respectively, when 1% of each harmonic (up
to the 50th) present in the input systems, whereas total harmonic distortion (THD)
is maintained less than 0.2%. Several research studies mentioned that a modern
power network could contain higher-order harmonic distortion than the compliance
requirements stated in the standard.
Simulation results
When comparing the simulation results under harmonic distortion, DFT model pro-
vided the best performance. The TVE value indicated a static 0.3% value under all
harmonic components indicating no impact by the harmonic signal for the frequency
estimation of the DFT system. The QD model also recorded TVE values under the
compliance requirements in all harmonic components. As shown in Fig. 5.9, the TVE
value of QD model increased up to 30th harmonic to reach a TVE value of 0.15%,
and then gradually decreased to a TVE value of 0.014% at the 50th harmonic. The
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PLL model recorded the highest TVE values under harmonic distortion. However,
the PLL model also did not violate compliance requirements at any harmonic value.
Similar to the TVE test, the DFT model recorded the lowest FE values as the esti-
Figure 5.9: Deviation of TVE as per the harmonic number (simulation)
mated frequency was exactly same as the input frequency (fundamental frequency)
under all harmonic components. The QD model also provides comparatively low
FE, whereas the highest recorded FE was 0.00018 Hz. The PLL model also complied
with the FE compliance requirements with the exception at the 1st harmonic (100
Hz), where the FE was 0.009 Hz.
Hardware results
Both TVE and FE results for the DFT model generally recorded no variation under
the influence of harmonic distortion. Even though FE value remained almost zero
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under all harmonic components, TVE estimate recorded comparatively high values
at certain frequencies. Some of these frequencies were 750 Hz, 850 Hz, 1550 Hz, 1650
Hz. Interestingly, all these frequencies (fh ) could be described as per the following
relationship in (5.7).
fh = nFs ± 50 (5.7)
Where, Fs is the sampling frequency.
As per this relationship, frequency estimate of the harmonic signal will coincide with
the fundamental frequency at 50 Hz due to spectral leakage. As a result, the ampli-
tude of the fundamental component at these frequencies would record the addition of
the original amplitude of the fundamental signal and the harmonic component, while
generating an error in amplitude estimation. Hence, TVE value will be abnormally
high in these frequencies as shown in Fig. 5.10.
Even though, a custom built lowpass filter is implemented in the simulation model
at the input frontend, the hardware model did not include a specially designed LPF
as the LabVIEW data acquisition system already contains a generic anti-aliasing
lowpass filter. Furthermore, development of a customised lowpass filter on the hard-
ware platform was infeasible under the scope of this project. As a result, these higher
order frequencies would not be attenuated prior to the DFT processing unit.
The PM technique based QD model complies with both TVE and FE compli-
ance requirements. This is facilitated by the careful selection of the QD filter, which
is capable of rejecting higher order frequency components. Furthermore, the input
front-end of the PM model rejects any frequency components higher than the Nyquist
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rate of the sampling frequency. Hence, this system is not affected by any harmonic
components greater than the Nyquist rate of the sampling frequency (400 Hz). As
Figure 5.10: Deviation of TVE as per the harmonic number (hardware)
highlighted by Figs. 5.10 and 5.11, the PLL model does not precisely converge to
a definite value of TVE or FE under harmonic distortion. Even though FE is not
generally violated by the PLL method, the fluctuations in the frequency estimate
marginally exceeded the frequency error limits occasionally. The violation of the
TVE limit is more frequent as it results due to errors in both frequency and ampli-
tude estimation. As per the above results, DFT model provides best FE performance
under harmonic distortion, where the frequency estimation is not affected by the har-
monic distortion. However, TVE estimation becomes erroneous at specific harmonic
values due to off-shoot of the amplitude estimation as detailed by (5.7); Hence, it is
important to address this abnormality in the amplitude curve fitting function.
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Figure 5.11: Deviation of FE as per the harmonic number (hardware)
5.5.3 Performance under OBI
OBI is not a compulsory requirement for P-Type synchrophasor models. However,
authors have evaluated the performance of these three algorithms in the simulation
environment. This study only provides a comparison of TVE characteristics, since
the FE characteristics also follow a similar relationship.
Simulation results
OBI test cases were conducted by assuming a reporting rate (Frps ) of 25 Hz. Hence,
the OBI frequency range for the following test cases would be as in (5.8):
0 < fOBI ≤ 37.5 Hz; 62.5 ≤ fOBI < 100 (2f0) Hz (5.8)
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The Fig. 5.12 compares the TVE performance of the three models under OBI in-
terference of 1% for the frequency range given in (5.8). The DFT model exhibits
Figure 5.12: Deviation of the TVE against the OBI (simulation)
static TVE value and does not deviate as the OBI frequency is changed. Similar to
harmonic distortion test, DFT technique robustly attenuate any OBI signals. Con-
sequently, OBI signals have an insignificant effect on the TVE estimate of the DFT
model. The QD model also exhibits TVE values below 1% within the OBI frequency
range. The TVE estimate reaches up to 0.95% at 37.5 Hz OBI frequency. The
PLL model records comparatively higher TVE values, especially in the lower OBI
frequency component. The TVE value reaches 2.2% when the OBI frequency com-
ponent is 30 Hz. However, the recorded TVE values are below the 1% limit when
the OBI frequency is higher than 62.5 Hz.
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5.6 Evaluation of Dynamic Performance
IEEE std. C37.118.1/1a specifies several test cases for dynamic performance eval-
uation as detailed in Chapter 06. Development of these test cases on a hardware
platform requires specially designed filter banks to construct the input signal. There-
fore, comparison of PMU models for dynamic performance on hardware platforms
is considered out of scope for this study. Furthermore, a comprehensive compari-
son of prominent SEAs under practical power network fault conditions is performed
in Chapter 06. Hence this section is limited to performance comparison under a
frequency ramp on a simulation platform.
5.6.1 Frequency Ramp
As detailed in Chapter 04, P-Type frequency test involves changing of input frequency
linearly at a rate of ± 1 Hz/s within a range of ± 2 Hz. The magnitude of the
input signal is to be kept unchanged. Therefore, it can be assumed that there can
be relatively large frequency error present in the estimation, compared with the
magnitude error. Fig. 5.13 details the comparison of frequency error for selected
PMU models. As illustrated in Fig. 5.13, input frequency is kept at 50 Hz until 3 s,
then increased up to 52 Hz at a rate of 1 Hz/s. Both PLL and QD models follow a
similar pattern which aligns with the propagation of the input frequency. However,
DFT model undergoes significant fluctuations in frequency estimation.
Fig. 5.14 details the propagation of TVE; As detailed in Fig. 5.14, TVE error in
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Figure 5.13: Deviation of the frequency during a frequency ramp (simulation)
Figure 5.14: Deviation of the TVE during a frequency ramp (simulation)
DFT model undergoes significant fluctuations reaching up to 7% regularly. Frequency
of these fluctuations are gradually increased with the increase in frequency. QD
model records TVE values lesser than 1% at all times, where maximum TVE recorded
was < 0.75%. PLL model records a relatively higher TVE at the beginning of the
frequency ramp with a highest value of 1.035%, which slightly exceeds the compliance
requirement. However, PLL model gradually approaches the lowest value ≈ 0.3%
compared to other two models. This establishes the capability of the PLL modal to
reach a lower value iteratively despite recording a higher value at the beginning of
the instability condition.
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5.7 Comparison of Hardware and Simulation Results
Even though, both simulation and hardware results have a comparable trend across
all test cases, hardware results often recorded noticeably high error values. Deviation
of TVE results were more significant as TVE is constructed by both magnitude and
angle error.
These differences in hardware and simulation results highlight the requirement
for enhanced input signal acquisition systems. Wang et al. [177] discussed poten-
tial errors introduced by instrument transformers and proposed an error model to
mitigate such errors impacting final phasor estimation. Ratio conversion errors at
potential/current transformers is an example of a common data acquisition error.
State estimation based error detection method is proposed in [178].
5.7.1 Calibration of DET PMU Model
At the same time, these error resembles potential errors in existing data acquisitions
units used for commercial PMUs. Such errors can be reduced by implementing
improved filtering and other signal processing elements such as ADC. However, for
known test cases, input signal can be adjusted from the simulation platform prior to
hardware compilations, by applying negative fluctuations to that introduced by the
hardware components.
For example, DFT based PMU did not record acceptable results on the hard-
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ware platform. This was resulted mainly due to errors in magnitude estimation as
hardware FE results were comparable to that on the simulation platform. Follow-
ing analysis details how errors in the considered DFT model could be rectified by
applying magnitude normalisation prior to the SPWM process.
The main issue with regard to the DFT model was a violation of the TVE com-
pliance requirements under static frequency deviations. Even though, FE estimation
marginally complied with the compliance requirements, TVE error was significant
and reached 6% within the frequency band of interest. Hence, it was deduced that
a curve fitting function was required to mitigate the errors in amplitude estimation,
which was the primary factor for recording a high TVE value. Polynomial and sum
of sine curve fitting techniques were analysed as a solution for amplitude correction.
Sum of sine curve fitting technique provided a better estimate compared to polyno-
mial curve fitting technique due to the inherent feature of the DFT system. Hence,
an eight-term sum of sine curve fitting function is proposed to leverage the amplitude
offset. Fig. 5.15 shows the proposed curve fitting function. The coefficients of the
proposed curve fitting function fit the format of the sum of sine waves as in (5.9):
f(x) =
8∑
n=1
an sin(bnx+ cn) (5.9)
Where, an, bn and cn defines the amplitude, period and phase shift for each sinusoidal
component.
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Figure 5.15: Amplitude error function for the DFT method
5.8 Summary
This chapter experimentally compared the performance of three prominent SEAs,
DFT, QD and PLL against both steady state and dynamic test cases as defined in
the IEEE std. C37.118.1. According to this analysis, it can be deduced that the
selected three methods provide unique performance characteristics.
Evaluation of steady state test cases reveals that the PM technique based QD
filter complies with all three test cases including the OBI test cases. However, it
marginally violates the compliance requirements at the boundary conditions of the
static frequency deviation and the OBI test. The enhanced PLL technique based
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PMU model provides the highest accuracy under static frequency differences in TVE
and FE estimation. Furthermore, the same model complies with the TVE compliance
requirements under harmonic distortion. However, it does violate the FE compliance
requirement of 0.05 Hz under harmonic distortion at random harmonic frequencies.
Even though it was not feasible to derive a relationship between harmonic frequency
and TVE/FE deviation, it was observed that TVE/FE estimation reached higher
values for lower harmonic frequencies (i.e. 100 Hz)[176].
The DFT technique based PMU model comparatively records the lowest accu-
racy in most of the test cases. However, DFT model records excellent FE response
under harmonic distortion. Results show that, significant improvements are required
for a generic DFT model if to be used as a commercial PMU model such as adap-
tive nominal frequency and buffer length. Many research studies proposed improved
DFT models such as iterative-interpolated DFT model[179]. Maharjan et al. [180]
propose an improved dynamic DFT model with fixed window and variable sampling
time which is optimised for off-nominal operation.
These results establish an important foundation to compare different SEAs. Fur-
thermore, the results of this research study reveals that the selection of the SEA has
to be based on the underlining characteristics of the WAMS network. For example, a
WAMS network with significant harmonic distortion has to be efficiently monitored
by a synchrophasor network based on the DFT techniques. Gore and Kande [39]
have broadly discussed the differentiation of synchrophasor architectures. However,
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they have not conducted a focused study on SEAs.
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CHAPTER 6
REAL-TIME STABILITY ASSESSMENT OF POWER NETWORKS
BY USING A SYNCHROPHASOR NETWORK
6.1 Introduction
Real-time stability assessment is an essential requirement for successful operation
of modern wide-area power networks. As detailed in previous chapters, traditional
power network monitoring tools fail to identify instability conditions caused by dy-
namic and transient conditions at their initial stages, potentially resulting in severe
disruptions and catastrophic conditions.
The landscape of power system stability and control significantly impacted by
several noticeable historical events. North American blackout (2003) and European
blackout(2006) [181, 182] are few such catastrophic conditions that not only affected
the power network stability analysis, but also influenced on the economic and political
climate as well. These conditions initiated an ongoing discussion about power system
stability and effectiveness of the stability assessment techniques used in the power
industry.
The aim of this chapter is to investigate the applicability and usability of syn-
chrophasor technology for real-time stability assessment. Additionally, the effective-
ness of three prominent synchrophasor estimation algorithms (SEAs) is evaluated
based on the accuracy and latency of predicting the instability conditions, resulted
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due to practical fault conditions. Both real-time voltage and frequency stability are
studied in great detail.
6.1.1 Structure of this Study
This study is organised as follows. Section 6.2 discusses the requirement for testing
PMUs under practical fault conditions. Section 6.3 details a pilot study in which
a robust RSAA was developed. Section 6.4 elaborates the methodology used in
this chapter, including the rationale for selecting test systems, SEA, fault conditions
and RSAA. Section 6.5 evaluates the real-time voltage stability under varied fault
conditions, whereas Section 6.6 evaluates the real-time frequency stability. Section
6.7 discusses the key findings and provides a summary for this chapter.
6.2 Requirement for Testing PMUs under Practical Fault
Conditions
From the network operators point of view, WAMS should be able to identify any
instability condition which may lead to a catastrophic condition, by successfully
analysing the propagation of transient fault conditions. The ability of a WAMS
to do so, depends on several factors, such as the efficiency of the SEA of PMUs,
availability of a suitable communication infrastructure, and capability of the RSAA.
IEEE std. C37.118.1/1a is a standard dedicated to test the accuracy and latency
of a given SEA. Therefore, compliance with only IEEE std. C37.118.1/1a does not
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grantee successful real-time stability assessment. There are other complementary
standards, such as IEEE std. C37.118.2, which specify the architecture for commu-
nication between PMUs and phasor data concentrator (PDC). In order to analyse
the effectiveness of a synchrophasor network in a real-world power network, one must
consider above transmission delays as well. Therefore, it is not possible to comment
on the effectiveness of a PMU network by only verifying the compliance with one
standard. Furthermore, despite synchrophasor standards specify several test cases
for both static and dynamic conditions to test the compliance of SEAs, the same do
not include any practical fault conditions, such as loss of a generator or short circuit
fault of a transmission line.
On the other hand, the accuracy and latency of a RSAA could only be fully stud-
ied under practical fault conditions occurred on a wide-area power network, whereby
analysing the stability at all critical points of the considered power network. There-
fore, it is essential to evaluate the performance of a PMU network under practical
network faults to fully understand the effectiveness of using synchrophasors as a
WAMS tool to identify real-time stability of a power network. Hence, it is proposed
to deploy a PMU network on a functional wide-area power network and then analyse
the real-time stability by feeding in the online data obtained from PMUs.
As detailed in the literature review, study of SEAs has been a popular research
topic among the research community. There are several computational methods pro-
posed as effective SEA and, each claim to provide superior performance than others.
Comparative study conducted in Chapter 5 reveals that some of the prominent SEAs
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does not comply with majority of test cases, specified in IEEE std. C37.118.1/1a.
This may have a significant impact on the real-time stability assessment of wide-area
power networks. Hence, it is required to analyse the performance of those prominent
SEAs in the context of real-time stability assessment [45].
Therefore, this study aims to investigate three key factors as follows:
1. Model and evaluate end to end process of real-time voltage stability by using
a PMU network
2. Propose a computationally efficient and robust RSAA
3. Compare the performance of prominent SEAs under practical fault conditions
This study is conducted on two wide-area systems; where a pilot study is carried
out on the IEEE 9-bus system and a comprehensive study is carried out on the New
England 39-bus system. Pilot study conducted on the IEEE 9-bus system is used
to develop and optimise a RSAA. Comprehensive study on the New England 39-bus
system involved comparison of prominent SEAs, and the evaluation of both real-time
voltage and frequency stability analysis under various fault conditions.
6.3 Real-time Stability Assessment Algorithm – Pilot Study
on the IEEE 9-Bus System
Availability of a robust RSAA is a primary requirement for assessing real-time stabil-
ity assessment of power networks. Therefore, a pilot study was conducted, whereby
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an efficient RSAA is developed. This section details the process followed in the de-
velopment of the real-time stability assessment by evaluating the real-time voltage
stability on a IEEE 9-Bus system under several practical fault conditions.
6.3.1 The Test Platform
Stability assessment of power networks is largely conducted on simulation platforms
due to practical issues with testing on live networks, and modelling of complex net-
works in laboratory setups. Different simulation platforms have been used to con-
duct stability analysis including MATLAB/ Simulink, DIgSILENT PowerFactory
and LabVIEW. For the scope of this study, MATLAB/ Simulink platform was se-
lected considering the requirement for modelling both digital signal processing (DSP)
and power system components. Therefore, it was possible to analyse the impact of
fault conditions without any cross platform interoperability issues, and communica-
tion delays between multiple platforms.
6.3.2 IEEE 9-Bus System
The selected example model is developed based on the IEEE 9-bus system. This
system contains three synchronous generators with 247.5 MVA (Bus 1), 192 MVA
(Bus 2) and 128 MVA (Bus 3) ratings. Three loads are connected at busbars 5, 6
and 8. RLC parameters are assigned as per the default IEEE 9-bus model, and are
given in Appendix A.
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IEEE 9-bus system is a moderately complex power network with synchronous
generators and dynamic loads that are connected through a mesh bus network. Se-
lection of a standard IEEE bus system provides a standard comparison platform
eliminating any bias towards the power network response.
6.3.3 PMU Placement
A catastrophic condition could be initiated due to a critical fault in a single bus.
Therefore, it is critically important to holistically observe the stability of the wide-
area power network. One approach, though economically infeasible, would be mon-
itoring of voltage fluctuations in all busbars of the wide-area network. In contrast,
optimal PMU placement (OPP) problem identifies the minimum number of PMUs
required to successfully monitor a wide-area power network. An optimal PMU place-
ment algorithm ensures that the entire power network is fully observable for state
estimating while ensuring minimum number of PMUs are installed in strategic loca-
tions of the network.
The OPP problem has been a popular topic in the literature [183]. According to
Manousakis et al. [76], OPP algorithms can be broadly classified into two categories;
integer programming methods and heuristic methods. Most frequently used OPP
algorithms are Integer programming (IP) methods. However, many research studies
reveal that identical OPP locations are derived irrespective of the considered OPP
algorithm [183]. This observation is more equitable for standard power networks,
such as the IEEE new england 39 bus system which is considered for this study.
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Therefore, an IP method based OPP algorithm was selected for this study.However,
specific network conditions, such as zero injection buses may impact in resulting
slightly different optimal PMU locations.
The OPP algorithm based on an integer programming procedure was imple-
mented as per [184]. The objective of the OPP process was to identify the minimum
number of PMUs and their respective locations in order to make the power system
fully observable. As per this method, busbars 4, 6 and 8 are identified as the loca-
tions for PMU placement.
Fig. 6.1 details the IEEE 9-bus system with the PMU placement locations.
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Figure 6.1: IEEE 9 bus system with PMU locations
6.3.4 Synchrophasor Estimation Algorithms (SEAs)
Chapter 4 proposed improved reference models for both P-Type and M-Type PMU
models based on the QD technique. real-time stability assessment is best evaluated
by using a P-Type PMU network, as P-Type PMUs are optimised to provide low
latency. Hence, QD technique based improved P-Type reference model was selected
as one of the SEAs. In Chapter 5, performance of discrete Fourier transform (DFT)
and phase locked loop (PLL) based PMU models were evaluated against the improved
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P-Type QD model. The PLL model exhibited acceptable results for majority of test
cases. However, the generic DFT model did not produce acceptable results for several
test cases. Therefore, an improved short-term DFT (s-DFT) [57] is implemented in
this study.
6.3.5 Real-time Stability Assessment Algorithm
Voltage instability could be resulted due to transient faults occurring in the power
system. Depending on the attributes of the wide-area power network, including
percentage generation input of renewable sources, load profile and the distribution
network parameters; duration and severity of the maximum allowable transient con-
dition varies. Low-voltage ride-through (LVRT) requirements in different geographic
regions provide a good baseline to define the stability limits for a given network. The
minimum duration of a fault occurrence is selected as 140 ms while maximum fault
duration is selected as 625 ms [185].
Many researchers have proposed different mechanisms to measure real-time volt-
age stability. Real-time stability could be evaluated by computing the voltage stabil-
ity indices [186, 187] including line stability index and online voltage stability index;
to evaluate the real-time voltage of the power network by using PMU data. One of the
key issues in existing stability analysis algorithms is that they are not developed to
measure voltage stability in real-time, but developed as a planning or post-processing
tool. Even though, such algorithms could be quite useful in post incident analysis,
the same is not suited for real-time assessment of dynamic conditions. Therefore,
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traditional model-based methods used in off-line voltage stability monitoring cannot
be directly deployed as real-time voltage stability assessment algorithms, especially
because of the time critical nature of the estimation.
Furthermore, only a limited set of system information are available in real-time
and henceforth, a complete model-based approach would fail due to unavailability
of sufficient inputs. On the other hand, traditional stability assessment tools require
model simplification based on techniques such as Thevenin equivalent models. This
approach assumes constant supply side, which could often be erroneous in large dis-
turbances due to loss of generation sources [108]. Such indexes also require compound
parameters that are not directly measured by a probe. For example, line stability
index (Lmin) [188], requires the bus system modelled as an equivalent single trans-
mission line that requires several compound parameters such as receiving reactive
power (Qr). It is also required to know system parameters beforehand including the
line reactance as detailed in (6.1):
Lmin =
4XQr
[Vssin(θ − ϑ) ]2
(6.1)
Where Lmin line voltage stability index, X line reactance, Qr reactive power away
from the receiving end, Vs sending end bus voltage and θ − ϑ impedance angle.
Decision tree based approaches are also considered for monitoring real-time voltage
stability. Such methods require substantial algorithm training [189]. However, it is
extremely difficult to predict all possible instability conditions and simulate in oﬄine
models, especially for a complex power system.
Therefore, similar indices requires prior knowledge of the analysed system and
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calculation of one or more compound parameters that may not available in real-time.
These factors put forward requirements for implementing a robust, computationally
efficient real-time stability assessment technique in wide-area networks.
By using a strategically positioned synchronised PMU network it is possible to
obtain critical network parameters at all key nodes of the network at any given time
point covering the status of the whole network. A standard PMU device can gener-
ally provide instantaneous voltage magnitude, phase angle and frequency estimation
of a critical network node or a busbar. Occurrence of a transient condition could
drive the power network from its stable operating point, and the distance from the
stability point would depend on the nature of the transient condition and network
characteristics.
Dasgupta et al. [24] proposed highest Lyapunov exponent (HLE) as a stability
certificate for a power network under a transient condition whereby proposing HLE
as a generalisation of eigen values from linear systems to non-linear systems and thus,
indicating the divergence or convergence of neighbouring areas. If the propagation
of the HLE reaches a positive value, the nearby areas diverge from the stability point
and if the HLE reaches a negative values, the system converges towards the stability
point. They have used time series data instead of using a system model to estimate
the HLE and therefore, the proposed method could be directly employed as a viable
method for real-time voltage stability assessment. This method is derived from the
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methodology highlighted by Wolf et al. [132].
λ(i) =
1
i∆t
1
M
M∑
j=1
ln
dj(i)
dj(i0)
(6.2)
dj(i) =|| Vi+j − Vi+j−1 || (6.3)
Where λ(i) is the HLE, ∆t is the sampling time, dj(i) is the difference between the
jth pair of adjacent samples and M is the sample length.
6.3.6 Test Results – Pilot Study on IEEE 9-Bus System
This section details the selection of the test cases for analysing the enhanced online
Lyapunov algorithm. In order to fully understand the effectiveness of the analysed
algorithm, real-time voltage stability of the power network was assessed under three
fault types:
1. Single-phase/ three-phase faults in a major transmission line,
2. Load Shedding - connection/ disconnection of a major load, and
3. Loss of a synchronous generator
These three cases are tested under two conditions; firstly, with a disturbance duration
of 140 ms (short-duration dynamic condition) and secondly with a disturbance du-
ration of 625 ms (long-duration dynamic condition). Variation in the voltage of the
positive sequence phasor and the online HLE for all three PMUs are then compared.
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Transmission line faults
Under this section, the impact of transmission line fault in a major interconnection
was analysed. Selected test cases included single-phase short-duration and long-
duration faults, and three-phase short-duration and long-duration faults.
Single-phase Short Duration Transmission Fault A single-phase (phase A)
short-circuit fault is introduced at transmission line between busbars 7 and 5, which
is a major transmission line connecting generator 2 with the 125 MW/ 50 MVAr
load, which is the largest load of the network. The duration of the fault is set to 140
ms.
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Figure 6.2: Single-phase transmission fault for short duration (140 ms)
The voltage (p.u.) plot in Fig. 6.2 shows that the voltage on busbar 8 reduces to
0.62 p.u., while busbars 4 and 6 are reduced to 0.80 - 0.85 p.u. within the duration of
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the transmission line fault and then, slowly recovers to the nominal value. Although
the voltage recovers to the nominal value, fluctuations are still present within the
observed time-frame. The HLE steadily increases at the fault occurrence towards the
positive region; then slowly reaches a negative value beyond the t>2s. This indicates
a stable condition as the HLE does not cross the zero line and hence, does not reach a
positive value. However, the Lyapunov algorithm does not detect small fluctuations
of the voltage after the fault occurrence. In overall, the proposed algorithm was able
to correctly identify that the system did not reach an instability point.
Three-phase Long Duration Transmission Fault A three-phase long-duration
fault is introduced at transmission line between busbars 7 and 5, for a duration of
625 ms. This is a significant delay in fault clearance on a major transmission line,
and thus it directly impacts on the stability of the entire power network. Fig. 6.3
illustrates the variation of busbar voltages (p.u.) and variation of the HLE in busbars
4, 6 and 8. As per Fig. 6.3, the voltage of all three busbars are significantly affected
by the fault condition where all three busbars do not reach stability within the
observed time interval and further diverge from the nominal voltage with significant
fluctuation. At the 5 s, the system has reached a significant instability condition.
Analysis of the HLE reveals that the system reached a instability condition at t
= 3 s. Since the fault is maintained between 2 - 2.625 s, the stability algorithm was
able to indicate the instability after 375 ms of the fault occurrence. Therefore, if
this algorithm was implemented in a WAMS system, this fault condition could have
been detected and necessary protection systems could be activated.
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Figure 6.3: Three-phase transmission fault for long duration (625 ms)
Loss of a generator
Loss of a generation source is considered as one of the key contributing factors for
reaching voltage instability in any wide-area power network.
Loss of a Major Generation Source in Short Duration The considered IEEE
9-bus system has three synchronous machines; 247.5 MVA/ 16.5 kV (G1-swing), 192
MVA/18kV (G2) and 128 MVA/13.8 kV (G3) as detailed in Fig. 6.4.
For this test condition, synchronous machine with 192 MVA/18kV (G2) rating
was disconnected, which is a major generation source of this power network. Fig.
6.4 details the voltages (in p.u.) of busbars 4, 6, and 8, and corresponding HLEs.
The generator is disconnected at t = 2 s and reconnected at t = 2.14 s accounting
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for a fault duration of 140 ms. The voltages of busbars 4, 6 and 8 maintain a steady
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Figure 6.4: Loss of a major generation source for a short duration
value until t = 2 s. However, with the loss of the generator, all three PMUs report
an instability in voltage. The affected voltage values do not recover within the ob-
served time window, in fact, the voltages further diverge, representing a catastrophic
condition.
The HLE of all three busbars crosses the zero level at t = 2.20 s, indicating
a system wide instability and continue to maintain a positive value. The steady
increase of the HLE ceases at t = 3 s as with the busbar voltages reaching a pattern of
fluctuations. Nevertheless, the HLE stays as a positive value indicating a catastrophic
condition.
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Loss of a Major Generation Source for a Long Duration Since a short-
duration loss of a generation source has resulted in a catastrophic condition, it could
be expected that the proposed long-duration loss of a generation source would at least
result in a similar instability condition. Fig. 6.5 details the variation of voltages and
HLEs at busbars 4, 6 and 8.
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Figure 6.5: Loss of a major generation source in long duration
As per Fig. 6.5, voltages of the considered busbars reach significantly dispersed
values after the duration of the fault condition. The bus voltages have reached
enormously high values that cannot exist under normal operating conditions. If the
system was to analyse only based on voltage values as in a SCADA system, this would
present a significantly complex scenario. However, the implementation of real-time
stability assessment algorithm (RSAA) indicates the system instability soon after
the initiation of the fault occurrence. The HLE of all busbars crosses the zero level
at 2.20 s. Therefore, an instability condition is recorded within 60 ms from the fault
233
occurrence. This delay in the response time could further be improved by limiting
the data points in the HLE estimation algorithm, described in (6.2).
Disconnection of a major load
Under this section, the impact on the real-time stability when a major load is dis-
connected in the power network was analysed. Under this test case, a major load
(100 MW/ 35 MVR) is disconnected at busbar 8 for a significant span of time (625
ms). Fig. 6.6 details the voltage variation and HLEs in busbars 4, 6 and 8.
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Figure 6.6: Disconnection of a major load for a long duration
As per the Fig. 6.6, the voltage of all busbars suddenly increase due to discon-
nection of a major load at busbar 8, and then stabilises to the nominal value once
the load is reconnected. However, the voltage levels do not perfectly recover to the
nominal value as significant fluctuations are visible within the observed time frame.
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The HLE does not reach a positive value indicating a stable condition despite the
presence of fluctuations in the busbar voltages after reconnecting the load.
6.3.7 Key Findings of the Pilot Study
It was able to establish that the proposed RSAA can be used to successfully identify
instability conditions resulted due to practical network faults. However, the IEEE 9-
bus test system has its limitations when modelling and evaluating the stability under
network disturbances as this system does not contain any dynamic load centres,
long-distance transmission lines and asynchronous generation sources. Hence, it is
required to test same network faults on a complex wide-area power network.
On the other hand, it was observed that responsiveness of the stability algorithm
can be further improved by adjusting benchmark criteria of the Lyapunov algorithm.
Following comprehensive study discusses viable improvements to the stability assess-
ment algorithm.
Furthermore, the scope of the pilot study did not include comparing prominent
synchrophasor algorithms, which is one of the key objectives of this study. There-
fore, this pilot study justifies the requirement for a comprehensive study focused on
comparing the performance of prominent SEAs under common network faults in a
more complex wide-area network. In addition, real-time frequency stability analy-
sis is also evaluated by using the same stability-assessment algorithm with modified
benchmark conditions in par with typical frequency failures.
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6.4 Comprehensive Study – New England 39-bus system
6.4.1 Test System Model and PMU Placement
This section details the real-time stability assessment under different fault conditions
that are commonplace in a typical wide-area power network. real-time stability
assessment is evaluated for all busbars of the New England 39-bus system where the
PMU devices are connected. If at least one busbar indicated a positive HLE, total
system is considered as unstable according to [24]. All critical busbars identified
by the PMU placement algorithm are connected with three types of PMUs that
carry with different SEAs; short-term discrete Fourier transform (s-DFT), QD and
enhanced phase-locked loop (e-PLL).
Fig. 6.7 details the considered network with the PMU locations.
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Figure 6.7: New England 39-bus system with PMU locations
6.4.2 Modified Highest Lyapunov Exponent Based Algorithm
Despite the HLE based algorithm (6.2) being a highly efficient and less mathemati-
cally complex algorithm , there are some practical implementation issues with regard-
ing this method. These issues could significantly alter the successful assessment of
the system stability, thus lead in to erroneous assessment of stability under practical
conditions.
According to (6.2), the calculation of the HLE is performed by comparing the ra-
tio of absolute difference of N+1 adjacent samples; where the numerator corresponds
to the instantaneous time (t = i∆t) and the denominator corresponds to the initial
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conditions. This implies that the stability at t = i∆t is assessed by comparing the
time series propagation of nearby N+1 samples at (t = i∆t) with that of the initial
conditions. Hence, the recovery of the power system towards the stability point after
the fluctuations in the initial condition is considered as the boundary stable condi-
tion. However, this approach has issues related to this approach in both practical
and conceptual aspects. Even though, it is mathematically feasible to obtain ini-
tial conditions to calculate the denominator in a simulation environment, same idea
can not be directly implemented in a practical power network. Unlike a simulation
environment where initial conditions are generated in each run, a live network does
not generate such initialisation values frequently due to its online nature of opera-
tion. Furthermore, such an online network continuously changes its characteristics
due to changes in generation and transmission networks, and changes in load pro-
files. Therefore, it is not feasible to consider a universal set of initial conditions for
estimating the real-time voltage stability for a wide-area power network.
On the other hand, consideration of initial conditions as the boundary stability
condition limits the sensitivity of the HLE whereby reaching a positive value at each
time when the network undergoes a dynamic condition that is equivalent to initial
fluctuations. However, the initial fluctuations do not represent a good boundary
stability condition as a practical network should be able to withstand dynamic con-
ditions that are significantly chaotic than the initial conditions. As a result, even
minor dynamic conditions would indicate a positive value for the HLE indicating a
severe instability condition. Therefore, a modified algorithm is proposed as follows;
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(6.4)[184]:
λ(i) =
1
i∆t
1
M
M∑
j=1
ln
dj(i)
dj(iLF )
(6.4)
Where dj(iLF ) is the voltage difference function under a known limiting condition.
This limiting condition can be developed based on multiple principles; the historical
fault conditions on the network under consideration, theoretical limitations of gen-
eration sources and according to standardisation for synchrophasors such as IEEE
C37.118.1. Furthermore, multiple stability algorithms could be implemented to as-
sess the severity of the fault condition by employing multiple limiting fault condi-
tions, whereby adjusting the sensitivity of the benchmark fault algorithm. Duration
of transient faults considered in this study varies between 140 ms to 625 ms. For the
purpose of this study, a typical voltage fault condition is selected with a peak voltage
drop of 0.7 p.u. and duration of 140 ms, which is then recovered to its nominal value
within 500 ms period. Therefore, the benchmark fault condition is comparable with
the minimum fault duration. Fig. 6.8 details the benchmark fault condition.
As detailed in Fig. 6.8, the proposed Lyapunov algorithm compares the incoming
voltage signal against a known stable voltage signal under a fault condition. The
model fault condition has a nominal voltage of 1p.u. and decreases to 0.3 p.u.,
prior recovering to its nominal voltage within 0.5s. Furthermore, the sensitivity of
the stability assessment can be fine-tuned by changing the parameters of the model
voltage signal such as the recovery duration, voltage dip and nature of fluctuations.
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Figure 6.8: Benchmark fault condition; a)Fault propagation b)Fault duration
Another drawback of the algorithm in (6.2) is incapability in identifying fault
conditions that converge on to a stable voltage with an offset from the nominal
voltage. For example, the voltage of a busbar could step down to a voltage that is
well below the nominal voltage. This fault condition could eventually propagate to
other busbars and initiate a severe network fault condition. However, the existing
method fails to detect such a fault condition as the Lypunov exponent is calculate
based on the divergence of the voltage signal. Since, the voltage is converging to
a voltage value, the algorithm never indicate an instability condition. Therefore,
an improvement is proposed to identify such scenarios by considering the difference
between the instantaneous voltage value and the nominal voltage of the considered
busbar. Fig. 6.9 elaborates the logical flowchart of the improved algorithm.
As detailed by Fig. 6.9, if the difference between the instantanious voltage and
the nominal voltage of the considered busbar varies beyond a predefined constant, the
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stability algorithm would compare the propagation of the incoming signal with re-
spect to the nominal voltage value of the considered busbar. Therefore, convergence
to a voltage value different to the nominal value could be detected and instability
condition would be indicated by the algorithm. This method could further be im-
proved by increasing the sample points that are compared with the nominal voltage
value. This would eliminate inconstancy in the HLE resulted due to any instan-
taneous spikes of the voltage signal. However, number of sample points compared
should be adjusted as per the reporting frequency of the PMU devices as this could
result in high latency (low responsiveness).
Fig. 6.10 compares the performance of the generic algorithm and improved al-
gorithm under a step drop in voltage resulted due to a fault condition. The critical
voltage drop is selected as 0.25 p.u. and four consecutive samples are considered
prior trigerring the modified algorithm. This latency converts to 2 full cycles of the
busbar voltage as the reporting rate is set to 100 Hz.
According to Fig. 6.10, the modified algorithm identifies the step change in
voltage as an instability condition where as the generic algorithm fails to identify the
same as an instability condition. The HLE of the modified algorithm crosses zero at
1.76 s, 400 ms after the busbar voltage stabilises to a value different to the nominal
voltage. However, the HLE of the generic algorithm never crosses the zero value.
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Figure 6.9: Flow chart: Step error in voltage
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Figure 6.10: Model fault condition
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6.5 Results - Real-time Voltage Stability Analysis
6.5.1 Line Voltage Faults
Transmission line faults are a common occurrence and one of the main contributing
factors for localised network blackouts accounting to more than 85% of all power
network faults [190]. This is more common in remote areas where maintenance of
long distance transmission lines could be an extremely difficult task due to vegetation
and other economic reasons. Under this section, different types of transmission line
faults are considered. These faults are introduced at multiple network locations, such
as near a major generation centre, a significant load centre and a major transmission
link. These faults can be divided into four categories:
1. short-duration single phase fault
2. short-duration three phase fault
3. long-duration single phase fault
4. long-duration three phase fault
Out of the above four fault conditions, short duration single phase fault and long
duration three phase fault are selected as test cases as these two test cases repre-
sent the range of the fault conditions. Additionally, stability assessment under a
permanent loss of a major transmission line is also conducted as historically, it is
one of the most common types of transmission line faults, especially in wide-area
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power networks spreading for several hundreds of kilometers. A short- duration fault
condition is defined as a transient condition occurring for less than 140 ms, while a
long duration transient fault condition is identified as a fault condition occurring for
more than 625 ms.
Short duration single phase fault in a transmission line
The first test case is selected as a single-phase short duration fault on the transmission
line connecting busbar 4 and busbar 14 for a short duration (140 ms) in a single
phase. Since this is a minor fault condition, it is expected that the network would be
able to recover to its nominal voltages within a fraction of a second, after the fault
condition. Fig. 6.11 details the propagation of voltage in all busbars and respective
HLE derived by employing e-PLL, QD and s-DFT methods.
According to Figs. 6.11(b)-(d), the HLE in all PMU systems have not reached
the zero indicating a stable condition. Similarly, it is visible that the voltage of
all busbars recovers to its nominal levels after the disturbance, indicating a stable
condition. As per Fig. 6.11-(a), the voltage of short circuit fault could be comparable
with the resultant voltage plots under a short duration loss of a major generator.
However, the highest voltage drop in this scenario (0.35 p.u.). As expected, PMU 14
records the highest voltage drop of 0.35 p.u. as the transmission fault is introduced in
the transmission lines directly connected to the busbar-14. Neighboring PMUs also
display a comparable drop in voltage. At the point of disconnection, all reliability
assessment systems indicate a steep rise in the HLE. However, all three methods
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converge to a steady negative value indicating a stable condition, whereas the voltage
graphs also reach the nominal voltage values with minor fluctuations. All three
methods converge to a steady negative value at the same time (1.47 s). Despite
PMU 9 indicates a higher negative value, it takes a longer time to stabilise to a stable
negative value. This is an interesting observation as busbar-9 is located multiple (4)
busbars from the fault occurrence. This indicates that a localised fault could have
an impact on a busbar located at further away.
246
0.5 1.0 1.5 2.0 2.5 3.0
-10
-8
-6
-4
-2
0
(b)
Time (s)
L
y
ap
u
n
o
v
E
x
p
o
n
en
t
0.5 1.0 1.5 2.0 2.5 3.0
-10
-8
-6
-4
-2
0
(c)
Time (s)
L
y
ap
u
n
o
v
E
x
p
o
n
en
t
0.5 1.0 1.5 2.0 2.5 3.0
-10
-8
-6
-4
-2
0
(d)
Time (s)
L
y
ap
u
n
o
v
E
x
p
o
n
en
t
PMU 2 PMU 6 PMU 9 PMU 10 PMU 13
PMU 14 PMU 17 PMU 19 PMU 22 PMU 23
PMU 25 PMU 29 PMU 34
0.5 1.0 1.5 2.0 2.5 3.0
0.6
0.7
0.8
0.9
1.0
1.1
(a)
Time (s)
V
o
lt
ag
e
(p
.u
.)
Figure 6.11: Single-phase transmission fault in short duration a) Bus voltage b)
Stability assessment by e-PLL c) Stability assessment by QD d) Stability
assessment by s-DFT.
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Long duration three phase fault in a transmission line
A three-phase short-circuit fault in a transmission line for a long duration is a sig-
nificant transient fault condition in any wide-area power network. Depending on the
locale of the fault; such as proximity to a generation source or a dynamic load cen-
tre, this type of a fault could originate network wide fault conditions. Nature of this
fault is not uncommon; presence of vegetation and impact of wind could be major
reasons contributing to this type of faults in wide-area power networks. Under this
test case, three-phases of the transmission line connected to busbar 2 and busbar 25
are disconnected for a duration of 625 ms. Results are detailed in Fig. 6.12.
This three-phase fault has resulted in a network wide catastrophic condition where
all the busbars have failed to recover to nominal voltages after the disturbance. PMU
2 and PMU 25 the highest voltage drop, where PMU 2 reached 0.6 p.u. indicating a
voltage drop of 0.3 p.u.. Interestingly, instability condition is first recorded by PMU
6 in all methods, indicating highest fluctuations in the voltage despite recording a
moderate voltage drop in busbar-6.All three PMU algorithms detected the instability
condition, where the recording times for e-PLL, QD and s-DFT were 1.78 s, 1.80 s
and 1.86 s. The longer time duration recorded by s-DFT method is resulted due to
delay in capturing fluctuations in the voltage and thereby following a stable negative
value for 150 ms from 1.6 s to 1.75 s.
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Figure 6.12: Three-phase transmission fault in long duration a) Bus voltage b)
Stability assessment by e-PLL c) Stabilty assessment by QD d) Stability
assessment by s-DFT.
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Permanent loss of a transmission line
Despite a permanent loss of a transmission line is not often considered as a transient
fault condition, the impact of such a fault could well initiate catastrophic conditions
within a short duration of time. This could lead to a gradual decrease in voltage
in one or more busbars depending on the locale of the fault. Fig. 6.13 details the
analysis of this fault condition;
According to Fig. 6.13, PMU 14 records the steepest instantaneous voltage drop
at the start of the fault occurrence (1 s), reaching a line voltage of 0.35 p.u. while
PMU 29 records the smallest voltage drop reaching a line voltage of 0.82 p.u. All
PMUs indicate a gradual decline in voltage until 2.2 s; when PMU 2, 6, 13 and 14
reach line voltage of 0 p.u. Beyond this point, all PMUs indicate chaotic voltage
characteristics.
QD technique based algorithm first reaches the instability point at 2.18 s, which
then followed by the s-DFT and e-PLL based algorithms. This is a quite interesting
observation as e-PLL method come the last to indicate the instability condition.
This could be resulted due to the fact that PLL method calculates the voltages by
using an iterative technique, and therefore, once the voltage settles to a value (such
as 0 p.u), the estimation tend to converge towards the historical value. However, in
contract both s-DFT and QD methods process information in a block by block basis
therefore steep discontinuities can be recorded as the appear.
250
0.5 1.0 1.5 2.0 2.5 3.0
-10
-8
-6
-4
-2
0
2
(b)
Time
L
y
ap
u
n
o
v
E
x
p
o
n
en
t
0.5 1.0 1.5 2.0 2.5 3.0
-10
-8
-6
-4
-2
0
2
(c)
Time
L
y
ap
u
n
o
v
E
x
p
o
n
en
t
0.5 1.0 1.5 2.0 2.5 3.0
-10
-8
-6
-4
-2
0
2
(d)
Time
L
y
ap
u
n
o
v
E
x
p
o
n
en
t
PMU 2 PMU 6 PMU 9 PMU 10 PMU 13
PMU 14 PMU 17 PMU 19 PMU 22 PMU 23
PMU 25 PMU 29 PMU 34
0.5 1.0 1.5 2.0 2.5 3.0
0.0
0.5
1.0
1.5
(a)
Time
V
o
lt
ag
e
(p
.u
)
Figure 6.13: Permanent Loss of a transmission line a) Bus voltage b) Stability
assessment by e-PLL c) Stabilty assessment by QD d) Stability assessment by
s-DFT.
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6.5.2 Loss of a Generator
Loss of a generator is one of the key failures of a power network as it severely
impacts the reliability of the generation due to power loss and fluctuations in the
voltage profile of the transmission network and different penetration levels [191].
Loss of a major generation source could often lead to network wide disturbance if
proper recovery mechanisms are not deployed. Therefore, it is critical to identify a
generation loss at the earliest possible in a range of milliseconds. On the other hand,
the latency associated with the conventional WAMS in identifying such disturbances
leads to over compensation in the protection elements accounting for added costs. For
example, critical nodes and load centres should be enabled with alternate generation
sources with back up capabilities such as 1+1 configuration.
In the following section, the impact of loss of a major generation source is analysed
under two scenarios;
1. Long Duration Loss of a Generator
2. Short Duration Loss of a Generator
Loss of a major generation source for a short duration
During this test case, a major generation source (22 kV, 250 MW) connected to bus
30. Fig. 6.14 details the stability assessment recorded by the three PMU systems
and the corresponding bus voltages.
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Figure 6.14: Loss of a major generation source for a short duration a) Bus voltage
b) Stability assessment by e-PLL c) Stabilty assessment by QD d) Stability
assessment by s-DFT.
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As per Fig. 6.14, all three PMU models stabilises to a negative value. There-
fore, power system remains in a stable condition after the fault occurrence. Similar
conclusions could be derived by analyzing the voltage graph as the voltages in all
busbars recording their nominal operating values despite the presence of minor fluc-
tuations within the considered time period of 3 s. The stability analysis of e-PLL
and QD algorithms stabilizes at identical time values (1.45 s) while generating almost
identical stability curves for all PMUs. Since the duration of the fault condition is
140 ms, this indicates a delay of 310 ms in estimation.
The s-DFT system stabilises to a stable value at 1.55 s indicating a slightly
longer time to stabilise compared to other two systems. PMU connected to busbar-2
exhibits the highest voltage drop (e.g. 0.35 p.u.) during the fault condition as PMU
9 is the closest PMU unit installed near the generation source under fault condition.
In contrast, PMU 9 exhibits the lowest voltage drop of 0.05 p.u.. This could be
clearly identified in the stability graphs of e-PLL and quadratue systems, as the
HLE of PMU 9 remains at the highest negative values prior to reaching the final
stability values.
Loss of a major generation source in long duration
Loss of a major generation source could lead to a catastrophic condition in any wide-
area network. The selected generator is the largest generation source present in the
New England 39-bus system, with parameters 345kV/1000 MW, and connected to
busbar 39. This generation source was disconnected for 625 ms, representing a long
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duration loss of a generation source. Fig. 6.15 details the stability assessment and
corresponding voltage.
As per Fig. 6.15, disconnection of the generation source has resulted in a catas-
trophic condition as the voltages of all observed busbars fluctuate between 1.5 p.u.
and 0.2 p.u.. This is a drastic fluctuation in the context of this power network as
all busbars have immediately started to fluctuate even after the reconnection of the
generation source at 1.625 s. the HLE of PMU 2 (first busbar to indicate instability)
in e-PLL and QD systems crosses the zero value at 1.965 s and 1.97 s respectively and
the PMU 34 in e-PLL and QD systems (last busbar to indicate instability) crosses
the zero value at 2.125 s and 2.135 s.
PMU 2 is closely followed by PMU 9 in both systems. This is an expected result
as busbar-2 and busbar-9 are the closed interconnections to the generator under fault
condition. Both e-PLL and QD systems indicate an instability condition at 1.95 s,
where the HLE of PMU 6 (connected to busbar-6) crosses the zero value. PMU 2
of the s-DFT system crosses the zero value at 2.03 s and PMU 34 does not reach a
positive value within the considered time period. Considering the first busbar to cross
the zero value, e- PLL, QD and s-DFT models recorded latency values of 340 ms, 345
ms and 405 ms. This observation represents a critical summary of these three SEAs.
Since, both e-PLL and QD technique based models were able to detect instability
in all busbars, a similar catastrophic condition could be detected by implementing
lesser number of PMU devices equipped with e-PLL and QD algorithms. Therefore,
it is safe to assume redundancies in a WAMS network. However, s-DFT algorithm
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Figure 6.15: Loss of a major generation source for a long duration a) Bus voltage
b) Stability assessment by e-PLL c) Stabilty assessment by QD d) Stability
assessment by s-DFT.
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based PMU network might not present such reliable data and use of lesser number of
PMUs could lead up to not detecting catastrophic conditions. However, in a lesser
provisioned system s-DFT model might not have detected the instability condition
at all.
At t = 1 s, all three stability assessment algorithms starts to gradually increase
the HLE towards zero from a stable point of -8. PMU 9 exhibits the highest voltage
drop and minimum fluctuations of the voltage during the fault condition. Therefore,
the stability algorithms identified this as a stable condition and therefore, indicates
the smallest gradient in reaching the instability condition. Even though, this is a
mathematically comprehensible outcome it is not necessarily a desirable outcome in
the context of stability assessment as busbar 9 is the most affected segment during
the fault occurrence. This can be prominently identifiable in both e-PLL and QD
based methods as the measured voltage of these two methods are more accurate and
closely represents the actual bus voltages.
6.5.3 Load shedding: Static Load
This section analysed the impact of losing two major loads indefinitely that are
connected to busbar 6 and busbar 3 with parameters of 500 MW/ 184 (load 20)
MVar and 628MW/103MVar (load 4). Both load 4 and 20 are disconnected at t = 1
s and maintained disconnected for the duration of the observation window. Impact
of power network stability could be significant due to the presence of reactive loads.
However, a stable network should be able to restore the busbar voltages despite losing
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few of the load centres. Fig. 6.16 details the stability analysis and corresponding
voltages under this test condition.
As per Fig. 6.16, the voltages of all bus bars have not changed drastically whereas
there is a small increase in all busbar voltages within the range of 0.05 p.u.. This
dc shift has prevailed for the entire duration of observation. Sudden increase in
the voltage has resulted in an increase of the HLE towards zero and take 500 ms
to stabilise towards a static values. Again, both e-PLL and QD systems achieved
stability at identical times while s-DFT system spend 100 ms to stabilises at a static
value. since this static value is less than zero (a negative value) and the exponent
never crosses the zero value, it can be concluded that system remained in a stable
condition for the duration of the fault condition.
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Figure 6.16: Load shedding a) Bus voltage b) Stability assessment by e-PLL c)
Stabilty assessment by QD d) Stability assessment by s-DFT.
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6.5.4 Improvements to the Sensitivity of the real-time sta-
bility assessment Algorithm
The proposed modified HLE based RSAA successfully records all voltage instability
conditions tested. However, the sensitivity of the proposed algorithm could be further
improved by considering following special cases.
Sensitivity adjustment for dynamic loads
Not all wide-area power networks consist of significant dynamic loads. In fact, pres-
ence of significant dynamic loads requires improved stability assessment techniques
as such dynamic loads could directly influence on stability of the overall power net-
work. Even though, load shedding of a static load would marginally impact on the
stability as detailed in the previous section. The voltages and stability assessment
had minimum impact on the static load shedding scenario. However, a dynamic
load shedding scenario could be quite different to the previous case. In order to
successfully identify instability conditions resulted due to dynamic loads, it is essen-
tial to make further improvements to the proposed RSAA considering such special
circumstances.
Since the tested standard New England 39-bus system does not contain significant
dynamic loads, this test case is conducted on a modified New England 39-bus system
by incorporating a significant dynamic load, squirrel cage rotor type, asynchronous
machine with 1800 HP. Furthermore, improvements made to the real-time stability
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algorithm are discussed by employing e-PLL based PMUs to estimate the busbar
voltages. PMU 2 is selected as it is the closed PMU connected near the dynamic
load under the test condition. Fig. 6.17 details the propagation of the voltage in
busbar 2 and the respective stability assessment performed by the proposed stability
algorithm.
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Figure 6.17: Load Shedding: Dynamic load.
According to the Fig. 6.17, the voltage in busbar 2 reduced to 0.6 p.u. instanta-
neously, which then followed by minor fluctuations in voltage reaching to a minimum
value of 0.5 p.u. These minor fluctuations are present until 2.7s, which then followed
by chaotic fluctuations in the line voltage. Minima and maxima of the voltage signal
further increased within the observed time interval. The stability algorithm reaches
in- stability condition at 1.98 s, after 980 ms from the fault occurrence. This latency
in real-time stability is not acceptable.
If this instability condition was identified earlier, protective systems could have
261
been activated. Furthermore, a minor fault condition could have been not detected
with this stability assessment algorithm. However, this can be easily rectified by
selecting a benchmark fault condition with lower threshold limits. Since the real-
time voltage is compared with a small fault condition, the sensitivity of the Lyapunov
assessment could be improved. Fig. 6.18 details the two benchmark conditions. The
new benchmark condition is developed as per the dynamic compliance test criteria
specified in the IEEE std. C37.118.1. According to this standard, a step change
in magnitude of 10% with an overshoot (undershoot) of 5% of the step change is
specified as the limiting condition for the phasor performance under a step change. If
this limiting condition is selected as the benchmark condition of the RSAA, and if it is
assumed that this fault condition is cleared within 500 ms in a stable power network;
this represents a significantly lower tolerance compared to the previously considered
benchmark condition. Fig. 6.18 compares the two benchmark fault conditions.
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Figure 6.18: Sensitivity adjustment of the benchmark algorithm.
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According to the Fig. 6.18 (b), the maximum voltage drop in the new bench-
mark fault condition (Dv = 0.1(±5%)) is 0.25 p.u. from the nominal voltage of 1
p.u,thereby, recording 0.85 p.u. as the lowest voltage. In comparison, previously
benchmark fault condition reaches 0.3 p.u. indicating a voltage drop of 0.7 p.u. This
concept is further elaborated in Fig. 6.19 by comparing the stability assessment by
using two benchmark conditions under two transient fault conditions caused by load
shedding of a dynamic load.
According to the Fig. 6.19 (b), the new benchmark based RSAA records the
instability condition at 1.67 s, 210 ms prior to the previously considered RSAA.
Therefore, the new RSAA is more capable of detecting the fault condition resulted to
the disconnection of the dynamic load. Furthermore, Fig. 6.19 (d) details a situation
where only the new RSAA is able to determine the minor instability condition in
busbar 2 resulted due to disconnection of a smaller dynamic load.
According to the above discussion, variation in the benchmark fault condition
changes the sensitivity of the stability assessment. However, introduction of a sig-
nificantly low threshold is also is not available option as this may lead to raising
instability conditions even for minor fluctuations in the busbar voltages. Therefore,
it is important to select the corresponding benchmark fault condition as per the re-
quirements of the observed power network. Such requirements would be dependent
on available access generation supply, criticality of nodes and protective mechanisms.
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Figure 6.19: Comparison of the stability assessment under different benchmark
conditions
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6.6 Results - Real-time Frequency Stability Analysis
Frequency stability is defined as the ability of a wide-area power system to achieve
the steady state frequency (50 Hz), following a severe network failure, such as a
loss of a major generation source or short circuit fault in a critical transmission line
[3]. Such a network fault could introduce a significant imbalance between supply
and demand, therefore, generation would not be able to supply the power required
by the load centres. As a result, frequency of the network could be deteriorated,
initiating a network wide catastrophic conditions. Therefore, a WAMS should be
able to detect such variations in frequency at the earliest possible time to activate
protection systems whereby imbalance between supply and load could be reinstated
by disconnecting minimum number of load centres.
The real-time frequency stability is analysed by using the same technique used for
real-time voltage stability analysis. However, the benchmark conditions is adjusted
to suit a frequency fault as a typical frequency fault would display a gradual decay
of frequency compared to a voltage. Fig. 6.20 details the considered benchmark
frequency fault in the Lyapunov algorithm.
As detailed in Fig. 6.20; the frequency fault take more than 1 s to stabilises to its
nominal frequency value of 50 Hz where as the benchmark fault in voltage analysis
stabilized to the nominal voltage within 500 ms. The maximum dip in frequency is
0.5 Hz where the overshoot is 0.05 Hz. This fault is defined as per the compliance
requirements stated in the IEEE std. C37.118.1/1a.
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Figure 6.20: Benchmark condition for frequency stability assessment
This study analyses the real-time frequency stability of the New England 39-
bus system under two fault conditions; loss of a major generation source and short
circuit fault on a critical transmission line by deploying the same stability assessment
algorithm.
This study was conducted by performing four main test cases and one additional test
case as follows;
1. Loss of a generation source: short duration
2. Loss of a generation source: long duration
3. Connection of an external static load: short duration
4. Connection of an external dynamic load: long duration
5. Three phase short circuit fault: long duration
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6.6.1 Loss of a Generation Source
Loss of a generation source: short duration
This test case is performed by disconnecting a major generation source (G3), which
is connected to the busbar 32. G3 is a PV source with 650 MW, connected to a
22 kV bus. This source is disconnected between 1 s-1.140 s, by using a three-phase
breaker block where the impact of this fault is detailed in Fig. 6.21.
Sub-plots (a), (c) and (e) in Fig. 6.21 detail the propagation of the measured fre-
quency in e-PLL, QD and s-DFT methods. According to these sub-plots, frequency
in all three systems initially recorded a dip in frequency when the generator was
disconnected, followed by a spike in frequency at 1.140 s, when the generator was
re-connected. Frequency of all three systems remained stable with minor fluctuations
after the fault condition. Initial dip in frequency in e-PLL and QD methods was 49.4
Hz, where the frequency dip in s-DFT was 49.1 Hz. E-PLL recorded the lowest spike
at 1.140 s at 50.6 Hz where QD recorded a spike of 51.2 Hz. However, s-DFT method
recorded a diverged frequency pattern in several PMUs that did not follow a unique
pattern. For example, while PMU 6 recorded a spike at 1.140 s, PMU 14 recorded a
dip in frequency at the same time. This indicates that the frequency estimation done
by s-DFT method could run into discontinuities under rapid frequency fluctuations
due to frame based processing of the input signal used for frequency estimation.
Despite not following a quantifiable/ definite pattern, s-DFT method is extremely
sensitive to fluctuations in frequency and therefore, could be used in systems that
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Figure 6.21: Frequency stability during a loss of a major generation source: short
duration.
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require high sensitivity.
Analysis of the HLE is detailed in sub-plots (b), (d) and (f) in Fig. 6.21 for
e-PLL, QD and s-DFT methods, respectively. In both e-PLL and QD methods,
HLEs do not reach the instability condition, indicating a stable condition. This
estimation can be reliably validated as frequencies in all bus bars (in both QD and
e-pLL methods) returns to the nominal frequency of 50 Hz within the observed
interval of 3 s. However, HLE of PMU 13 and PMU 14 of the s-DFT method records
an instability conditions as they reach (and cross) the zero-crossing at 2 s, 860 ms
after re-connection of the generation source. This is resulted due to the existence of
significant fluctuations at 1.14 s, that do not follow a particular pattern.
This is an interesting observation as out of the three synchrophasor estimation
techniques used, only one method recorded a instability condition and that could
be directly linked with the estimated frequency propagation, that is comparatively
different to that of e-PLL and QD methods.
Loss of a generation source: long duration
Under this test case, a major generation source (G2) was disconnected for a long
duration, from 1 s to 1.625 s. G2 is a 650 MW source connected to the busbar 31 at
22 kV. Results are detailed in Fig. 6.22;
Sub-plots (a), (c) and (e) in Fig. 6.22 detail the propagation of the frequency
of observed busbars in e-PLL, QD and s-DFT systems respectively. All three plots
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Figure 6.22: Frequency stability during a loss of a major generation source: long
duration.
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follow a comparable pattern where, the point of disconnection resulted in a dip in
frequency, remained stable during the fault condition, and then initiated significant
fluctuations upon reconnecting at the end of the fault conditions at 1.625s. As
expected, the frontier of the fluctuations after the fault condition is headed towards
a diminishing frequency value. This is clearly observed in QD and s-DFT methods,
however, e-PLL method indicates a minor increase in the highest frequency dip along
the time-line. PMU 6 records the highest fluctuations in the frequency as it is the
nearest PMU to the fault condition. PMU 6 is closely followed by PMU 10.
Sub-plots (b), (d) and (f) in Fig. 6.22 details the propagation of the HLE for
e-PLL, QD and s-DFT methods, respectively. As expected, all three systems record
an instability condition. In all three systems, PMU 6 first crosses the zero level which
is closely followed by several PMUs. The recorded time for zero-crossing significantly
varies between the s-DFT method and other two methods; s-DFT method records an
instability condition at 1.85 s, after 225 ms from the fault condition. QD and e-PLL
methods records the instability condition at 2.35 s and 2.52 s, respectively. This is
a significant deviation considering the criticality of the fault condition. Despite, the
s-DFT method records the lowest time to indicate instability condition, the same
method records irregularities in frequency, especially at the boundary conditions
of the fault. This would have attributed in recording a lower time to record the
instability condition. However, it is not possible to conclude which method records
the most accurate behavior of the frequency under these test cases.
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6.6.2 Addition of a Load
Another scenario that can have a significant impact on the system frequency is an
addition of a load centre. Typically, addition of a load centre should result in a
decrease of frequency, due to existing generation become unable to cater the load
demand. Impact of addition of a load is analysed under two test cases; addition of
a static load for a short duration and addition of a (large) dynamic load for a long
duration.
Addition of a static load: short duration
Under this test case, a static load with 500 MW/185 MVar is added to the busbar
24 at 1 s-1.14 s. Results are detailed in Fig. 6.23;
Sub-plots (a), (c) and (e) in Fig. 6.23 details the propagation of the frequency
in all observed busbars for e-PLL, QD and s-DFT methods, respectively. Analysis
of sub-plots (a) and (c) reveals that the frequency in e-PLL and QD methods are
not significantly impacted by addition of the static load. There are two frequency
spikes (a dip at the connection and a spike at disconnection) that are comparable in
the two graphs. However, the frequency propagation recorded by the s-DFT method
shows irregularities at the boundaries of the fault condition. The highest frequency
spike is recorded in PMU 10. This is not an expected observation as PMU 10 is not
located close proximity to the fault location.
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Figure 6.23: Frequency stability during the addition of a static load: short duration.
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Analysis of propagation of the HLE is detailed in sub-plots (b), (d) and (f) in
Fig. 6.23 for e-PLL, QD and s-DFT, respectively. Both e-PLL and QD methods do
not cross zero-level indicating a stable condition during and after the fault condition.
Since, the HLE converges to a negative values, it can be concluded that the system
would not reach an instability condition even beyond the observed interval for both
e-PLL and QD methods. However, the s-DFT records an instability condition at 2.7
s, 1.56 s after the fault condition. This is recorded by PMU 10 as it is shown the
highest fluctuations at the boundary conditions.
This is a quite interesting observation as two methods (e-PLL and QD) did not
indicate or approach an instability condition, however, the s-DFT method indicated
an instability condition. The expected outcome for this fault condition is a stable
condition as this is a minor fault condition which should be able to withstand by the
power system. While results of e-PLL and QD verifies the expected outcome, the
s-DFT contradicts the same.
Addition of a (large) dynamic load: long duration
This test case is conducted to analyse the system response and the outcome of the
reliability assessment algorithm under a significant disturbance caused by an unex-
pected addition of a large dynamic load centre. Even though, this kind of an extreme
condition might not occur under practical/ operational scenario, the same provides
a great insight into responsiveness of the stability assessment algorithm. It should
be noted that it was required to relax the tolerance levels of the simulation model
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as this fault conditions recorded several discontinuities, resulting run-time errors.
The selected large dynamic load centre is a squirrel cage rotor type, asynchronous
machine with 1800 HP. This dynamic load is connected to busbar 2 at 0.5 s and
disconnected at 1.125 s. Fig. 6.24 details the results;
Sub-plots (a), (c) and (e) in Fig. 6.24 detail the frequency propagation for e-PLL,
QD and s-DFT methods respectively. The e-PLL method indicates a continuous
rise in frequency in all bus bars while both QD and s-DFT methods record rapid
fluctuations in the frequency. It is visible that system ran in to discontinuities at
multiple occasions.
All three methods recorded an instability as recorded in sub-plots (b), (d) and
(f) in Fig. 6.24. Both QD and s-DFT methods recorded instability, soon after
the addition of the dynamic load. The recorded times to reach instability are 0.6s
and 0.65s for s-DFT and QD methods, respectively. This shows that both methods
reached instability instantaneously. However, e-PLL method reached the instability
condition at 1s, 400ms later than the DFT method. This indicates a considerable
delay in recording the instability condition compared to other two methods.
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Figure 6.24: Frequency stability during the addition of a large dynamic load
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6.6.3 Three Phase Short Circuit Fault – Long Duration
This test case is performed by introducing a long duration (625 ms) short circuit
in all phases at busbar 2, which is a major interconnection connecting Gen-10 and
Gen-2 to the rest of the power network. Fig. 6.25 details the results.
All three methods provided frequency estimation that are comparable with each
other. In all three cases, frequency measured by PMU 9 showed a significantly
different trend compared to other PMUs, as PMU 9 is located in an adjacent busbar
to the fault condition. PMU 2 recorded the highest overshoot in frequency, which is
the closest PMU to the fault location.
However, comparing with results in the voltage stability section, frequency sta-
bility assessment indicates significant deviation based on the SEA implemented in
the PMUs. Both QD and DFT based methods reaches significantly high (and low)
frequency values during the fault condition. Both QD and DFT methods recorded
values as high as 400 Hz, indicating discontinuities in the estimation. This can be
attributed to the frequency decomposition technique used in both algorithms. In
other words, QD technique uses a similar technique to that in the DFT for frequency
assessment, by decomposing the incoming signal to frequency difference signal by
multiplying the input signal with a reference signal tuned to the nominal frequency
(50 Hz). However, e-PLL system calculated the frequency by using an iterative
technique by comparing the error signal.
Analysis of the HLE reveals that both DFT and QD methods indicate instability
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Figure 6.25: Evaluation of frequency stability under a short circuit fault
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condition at 1.5 s, whereas PLL method indicate the instability at 1.75 s. This
relates to a latency of 250 ms. Stability assessment of all PMUs with QD and DFT
methods converges to a positive values after crossing the zero level. In contrast, some
PMUs (PMU 29) of the PLL method never crosses the zero level. Therefore, it can
be concluded that depending on the frequency estimation technique there would be
significant variations in the stability assessment.
6.7 Summary
This chapter detailed a comprehensive study, analysing the impact of SEA on real-
time voltage and frequency stability assessment. Results show that both real-time
voltage and frequency stability assessment depend on the SEA algorithm imple-
mented in the PMU devices. It was also established that the same fault condition
could be interpreted as either stability or instability condition depending on the
SEA. Even though, these three methods recorded similar results under minor fault
conditions and IEEE compliance test cases; the response significantly deviated under
major fault conditions. This is an important observation as many commercial PMU
assess the stability by using PMUs comprised with DFT based SEAs. According to
the analysis, it can be concluded that QD method was the most stable method that
recorded most agreeable results in all test conditions. On the other hand, s-DFT
method was the most responsive method that recorded instability conditions with
lowest latency in all test cases, despite recording irregularities and discontinuities in
some test cases.
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CHAPTER 7
CONCLUSIONS
7.1 Conclusion
Modern wide-area power systems present significant stability issues. With most if not
all socio-economic systems becoming dependent on a reliable electricity supply sys-
tem, real-time stability assessment has become a cornerstone requirement in modern
wide-area power networks.
Even though, stability analysis has been a popular research area from early days
of distributed power supply, majority of present day supervisory control and data
acquisition (SCADA) based wide-area measurement systems (WAMS) does not offer
sufficient capability for real-time stability assessment. Early detection and evidence-
based control of such issues is the most effective approach to ensure reliable electricity
supply. Conceptually, synchrophasor technology presents significant advantages over
traditional WAMS, in detecting real-time stability issues. However, there are sev-
eral challenges that the industry and academia must overcome to effectively utilise
synchrophasor technology in doing so.
This thesis addresses several issues impacting synchrophasor technology based
stability monitoring. This chapter summaries proposed improvements.
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7.2 Summary of Contributions
This thesis investigated some of the significant technical constraints limiting the
adaptation and applicability of the synchrophasor technology with a special focus
into real-time stability analysis, and delivered following key contributions;
Reference phasor measurement unit models: Even though, synchrophasor
technology is comprehensively standardised as per IEEE std. C37.118.1/1a and other
related standards, unavailability of comprehensive phasor measurement unit (PMU)
reference models is one of the key factors that contribute to inconsistent evaluations
of synchrophasor estimation algorithms (SEAs). As development of SEAs has been
one of the most researched areas, standalone studies proposing new SEAs, claiming
superior performance is not a rarity. Many such studies assess the performance on
ad-hoc basis either by partially assessing the compliance against synchrophasor stan-
dards or based on self-defined test cases. Unavailability of robust comparative studies
against a benchmark/reference model has negatively affected on the implementation
of improved SEAs onto commercial PMUs as such, majority of commercial PMUs
are developed based on DFT based SEAs.
This thesis proposes reference PMU models for both P-Type and M-Type PMUs
based on the quadrature demodulation (QD) technique based reference architecture
introduced in the IEEE std. C37.118.1. Improved and efficient QD filters are pro-
posed based on Parks-McClellan (PM) technique and Blackmann-Harris Gaussian
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(BG) window. Several improvements are proposed to input conditioning unit. Es-
tablishment of filter design criteria for the input anti-aliasing low pass filter (LPF),
including the identification of attenuation requirement at 100±∆ Hz and the devel-
opment of a mathematical relationship for analog-to-digital conversion (ADC) based
on the sampling rate and filter parameters are universally applicable improvements
to any PMU model. Performance of proposed reference models evaluated and at-
tested against both steady-state and dynamic test cases as specified in the IEEE std.
C37.118.1/1a.
Comparison of prominent SEAs: As previously highlighted, development of
SEAs has been a leading research area within the field of synchrophasors. However,
there is a lack of empirical studies comparing the performance of SEAs. On the
other hand, most of the available comparative studies are conducted on the simula-
tion platforms. As a result, many promising SEAs have not progressed to hardware
prototyping or commercial implementations. Over reliance of discrete Fourier trans-
form (DFT) based SEAs and and proprietary SEAs have limited the applicability of
commercial PMUs to cater for complex needs of modern power system monitoring,
particularly in relation to real-time stability assessment.
This thesis comparatively evaluated the performance of three P-Type PMU mod-
els, which were based on three prominent SEAs, QD technique, phase-locked loop
(PLL) and DFT. Results show that DFT based model frequently violates compliance
criteria, specially under test cases with dynamic conditions (i.e. frequency ramp, step
change in phase angle) and some steady state test cases with frequency deviations.
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However, DFT model demonstrated excellent performance under harmonic distortion
and out-of-band interference. On the other hand, PLL based method demonstrated
comparatively low delays and improved results in dynamic test cases. QD model
generally demonstrated acceptable results across all test cases.
This analysis revealed that performance of SEAs differ based on the test case
and therefore, it is impossible to comment or recommend a particular SEA by only
evaluating a selected sub set of test cases. This also raised an important question,
whether the evaluation of performance of a given SEA against IEEE test criteria is
sufficient for proper assessment of SEAs. This contributed to formation of subse-
quent research conducted in this thesis, where performance of those algorithms were
evaluated under practical fault conditions on (simulation based) realistic wide-area
power networks.
Furthermore, performance of identified SEAs was evaluated on a hardware based
PMU test platform, in order to better understand the feasibility and limitations of
implementing SEAs in commercial PMU models. Unavailability of a laboratory scale
reliable input signal generation system was identified as one of the key issues encoun-
tered by researchers for testing of SEAs on hardware platforms, since a custom-built
signal generation system is essential to generate complex input test signals required
for evaluation of PMUs. A low cost sinusoidal pulse width modulation (SPWM)
based efficient signal generation system is proposed with the capability to gener-
ate any software-defined signal. Hardware based testing demonstrated comparable
results with simulation based testing across majority of test cases. Even though,
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measured parameters (i.e. total vector error (TVE), frequency error (FE) and rate
of change of frequency error (RFE)) on the hardware platform in all three tested
SEAs followed similar pattern to that in the simulation platform, error values in the
hardware platform were significantly higher. This established the requirement for
improved input LPF design in the signal conditioning unit.
Real-time stability assessment: This study required a multi-facet approach and
integration of several components developed throughout this thesis. Identification
and development of a simulation based wide-area power network that is equipped
with sufficiently complex generation-load dynamics, modelling of transient fault con-
ditions that impacted voltage and frequency stability, integration of strategically
placed PMUs as per a robust optimal PMU placement algorithm, and development
of an efficient online real-time stability assessment algorithms (RSAAs) are key com-
ponents required for testing of previously selected SEAs.
An improved RSAA, based on the highest Lyapunov exponent (HLE) is pro-
posed. This algorithm is optimised by considering a benchmark fault condition as
the reference condition. This approach allows flexibly adjusting of the sensitivity
of the RSAA based on preferred reference condition, such as the tolerance level of
the power network and known past instability conditions. This approach is demon-
strated by using two benchmark conditions, and evaluating the real-time voltage
stability during the addition of a large dynamic load. Furthermore, it is demon-
strated that the same concept can be implemented for any online stability study,
including both real-time voltage and frequency stability assessment, by employing
284
suitable benchmark conditions.
One of the key findings of this study is that mere compliance with the primary
synchrophasor standard (IEEE std. C37.118.1) does not necessarily ensure successful
real-time stability assessment of some of transient fault conditions. Therefore, it is
recommended that any SEA to be tested under diverse fault conditions including
practical fault conditions, without limiting to specified compliance criteria.
Comparison of SEAs against the test cases in the IEEE std. C37.118.1 already
established that performance of SEAs differ based on the test case. This study
generated similar outcomes, where the performance of SEAs significantly differed
based on the practical fault condition. Therefore, it is established that SEA of
the PMUs of a given WAMS should be selected depending on the probable fault
conditions,tolerance and vulnerabilities of the considered power network, and the
capability of the SEA in assessing the instability condition.
Cornerstone of this thesis can be identified as real-time stability assessment of
wide-area power networks by using a optimally located PMU network. Traditionally,
development of SEAs and stability analysis in power systems were conducted in silos.
Therefore, this work can be identified as one of the few studies that comprehensively
evaluate the end-to-end process of stability assessment by using the synchrophasor
technology.
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7.3 Future Work
This thesis evaluated of the synchrophasor technology as a WAMS with special focus
into real-time stability assessment in wide-area power networks. Following research
gaps are identified while investigating the core research questions of this thesis, and
potential future research into these areas would contribute enhancement of body of
knowledge.
This thesis presented improved reference models for both P-Type and M-Type
PMUs. Proposed reference models evaluated only against the compliance criteria as
specified in IEEE std C37.118.1/1a, which is the primary standardisation for develop-
ment of SEAs. However, there are several other standards that govern the overall pro-
cess of synchrophasor technology based WAMS including phasor data communication
(IEEE std C37.118.2), interfacing and electrical substation automation (IEC 61850)
and (draft) standard for phasor data concentrator (IEEE C37.247-2019). Therefore,
proposed reference PMU models can be extended to form a reference framework that
satisfy all relevant standards including above mentioned key standards.
This thesis comparatively evaluated the performance of prominent SEAs in both
simulation and hardware platforms against the compliance criteria as specified in
IEEE std C37.118.1/1a. For the scope of this thesis, three prominent SEAs are con-
sidered. However, as highlighted in the previous chapters, there are several other
types of SEAs based on conventional mathematical techniques and emerging respon-
sive techniques such as machine learning. Therefore, it would be highly beneficial if
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such SEAs are compared against the proposed reference models. This would highlight
key strengths/weaknesses of each algorithm against test criteria.
This thesis compared the effectiveness of prominent SEAs in identifying transient
fault conditions on simulated wide-area power networks. Development of simulation
based wide-area power networks was one of the key components involved in this
study. For the scope of this study, two standard wide-area networks (IEEE 9-bus
system and New England 39-bus system) were developed. However, a greater insight
into effectiveness of the synchrophasor technology could be constructed if stability
analysis is performed on many other (specially large scale) wide-area test systems
such as IEEE 118-bus system. Testing on the Australian simplified 14 generator
bus systems would provide better insights relevant to Australian conditions. On the
other hand, if such wide-area networks are developed on a laboratory scale hardware
platform, network parameters would closely resemble a live power network. This
would also provide great insight into interfacing of PMU devices and telecommuni-
cation of PMU data.
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APPENDIX A
IEEE 9-Bus System - Load Flow Data
Summary
P(MW) Q(Mvar)
Total generation 321.7657 -9.7525004
Total PQ load 315 114.99973
Total Z shunt 0.939947 0.7215564
Total ASM 1.207308 1.3751935
Total losses 4.618438 -126.84898
1 : BUS 1
V= 1.040 pu/16.5kV 0.00 deg ; Swing bus
2 : BUS 2
V= 0.995 pu/18kV 9.79 deg
P(MW) Q(Mvar) P(MW) Q(Mvar)
Generation 73.76566 23.506864 Generation 0 0
PQ Load 0 0 PQ Load 1.62E-05 -6.6E-07
Z shunt 0.216324 0.2163162 Z shunt 0.197996 0.19799
BUS 4 73.54933 23.290548 *3* -162.165 22.26292
BUS 7 161.9667 -22.4609
3 : BUS 3
V= 1.025 pu/13.8kV 4.79 deg
4 : BUS 4
V= 1.028 pu/230kV 27.73 deg
P(MW) Q(Mvar) P(MW) Q(Mvar)
Generation 85 -10.996447 Generation 0 0
PQ Load 0 0 PQ Load -3E-05 -2.7E-05
Z shunt 0.210129 0.2101214 Z shunt 0.000681 3.84E-06
BUS 9 84.78987 -11.206569 BUS 1 -73.5492 -20.1209
BUS 5 41.70053 25.23384
BUS 6 31.84804 -5.11295
5 : BUS 5
V= 1.002 pu/230kV 26.24 deg
6 : BUS 6
V= 1.022 pu/230kV 26.59 deg
P(MW) Q(Mvar) P(MW) Q(Mvar)
Generation 0 0 Generation 0 0
PQ Load 1.5E-05 0.0001564 PQ Load 89.99999 29.99998
Z shunt 0.001735 6.712E-06 Z shunt 0.000339 3.63E-08
*2* 125.0004 50.000033 BUS 4 -31.8221 -20.9352
*4* -0.001415 6.177E-05 BUS 9 -58.1782 -9.06476
*5* -83.37471 -0.5759123
*6* 0.000396 -0.0003629
BUS 4 -41.62599 -49.424277
BUS 7 5.7E-06 -6.85E-05
BUS 8 -0.000396 0.0003629
7 : BUS 7
V= 1.014 pu/230kV 34.03 deg
8 : BUS 8
V=1.018 pu/230kV 31.22 deg
P(MW) Q(Mvar) P(MW) Q(Mvar)
Generation 0 0 Generation 0 0
PQ Load 3.9E-05 6.594E-05 PQ Load -3.5E-05 -6.2E-06
Z shunt 0.000317 2.519E-05 Z shunt 0.104377 0.048346
*4* 85.67676 -19.250508 *1* 1.358917 1.433173
*5* 5.26E-06 -5.264E-05 *2* -0.0005 0.000256
*6* -1.48E-06 2.297E-05 *4* 6.19E-07 -1.8E-05
BUS 2 -161.9661 39.341375 *6* 100.0002 35.00008
BUS 5 -3.61E-06 2.161E-05 BUS 5 0.000265 3.75E-05
BUS 8 76.289 -20.09095 BUS 7 -76.1512 -2.39717
BUS 9 -25.312 -34.0847
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IEEE New England 39-Bus System
Load Flow data
Summary:
P(MW) Q(Mvar)
Total generation 6166.8565 1577.602242
Total PQ load 6096.3 1409.1
Total Z shunt 24.45343958 24.43494953
Total ASM 0 0
Total losses 46.1030607 144.0672927
1 : B30
V= 1.048 pu/22kV -4.03 deg
2 : Bus31
V= 0.982 pu/22kV 0.00 deg ; Swing bus
P(MW) Q(Mvar) P(MW) Q(Mvar)
Generation 250 190.3095729 Generation 546.8565003 133.8780146
PQ Load 0 0 PQ Load 9.2 4.6
Z shunt 2.194524517 2.194500376 Z shunt 1.92865562 1.92864029
*11* 247.8054755 188.1150725 *29* 535.7278447 127.3493743
3 : Bus32
V= 0.983 pu/22kV 1.99 deg
4 : Bus33
V= 0.997 pu/22kV 3.19 deg
P(MW) Q(Mvar) P(MW) Q(Mvar)
Generation 650 137.415627 Generation 632 47.97046933
PQ Load 0 0 PQ Load 0 0
Z shunt 1.932980789 1.932961558 Z shunt 2.035304958 1.937476024
*1* 648.0670192 135.4826654 *22* 629.964695 46.0329933
5 : Bus34
V= 1.012 pu/22kV 2.17 deg
6 : Bus35
V= 1.049 pu/22kV 4.20 deg
P(MW) Q(Mvar) P(MW) Q(Mvar)
Generation 508 139.6778035 Generation 650 246.5803739
PQ Load 0 0 PQ Load 0 0
Z shunt 2.09805506 1.995800577 Z shunt 2.20207627 2.202045585
*3* 505.9019449 137.6820029 *20* 647.7979237 244.3783283
7 : Bus36
V= 1.064 pu/22kV 7.04 deg
8 : Bus37
V= 1.028 pu/22kV 1.64 deg
P(MW) Q(Mvar) P(MW) Q(Mvar)
Generation 560 206.4434633 Generation 540 31.49825112
PQ Load 0 0 PQ Load 0 0
Z shunt 2.282466036 2.240875819 Z shunt 2.139340669 2.084712551
*19* 557.717534 204.2025875 *12* 537.8606593 29.41353857
9 : Bus38
V= 1.026 pu/22kV 6.40 deg
10 : Bus39
V= 1.030 pu/345kV 19.90 deg
P(MW) Q(Mvar) P(MW) Q(Mvar)
Generation 830 68.69363956 Generation 1000 375.1350269
PQ Load 0 0 PQ Load 1104 250
Z shunt 2.158533247 2.050712804 Z shunt 1.08136E-11 2.46274E-11
*14* 827.8414668 66.64292675 *10* -118.0914243 -33.26068452
*5* 14.09142431 158.3957115
11 : *1*
V= 0.965 pu/345kV 24.14 deg
12 : *10*
V= 3.558 pu/100kV 21.23 deg
P(MW) Q(Mvar) P(MW) Q(Mvar)
Generation 0 0 Generation 0 0
PQ Load 1.46792E-09 -3.12538E-10 PQ Load 1.52979E-10 -6.7391E-11
Z shunt -9.3033E-06 9.30406E-06 Z shunt 9.66865E-11 2.07379E-10
*26* 286.2491589 5.281946078 *11* -118.2223049 30.47728773
Bus32 -648.0661119 -44.77331388 Bus39 118.2223049 -30.47728773
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13 : *11*
V= 1.016 pu/345kV 23.55 deg
14 : *12*
V= 1.000 pu/353.699kV 24.85 deg
P(MW) Q(Mvar) P(MW) Q(Mvar)
Generation 0 0 Generation 0 0
PQ Load 4.61098E-10 -2.12428E-10 PQ Load 224 47.2
Z shunt -1.14065E-05 1.14128E-05 Z shunt -0.02646163 0.027867012
*10* 118.8026796 -85.89718423 *11* 237.3291592 -101.1219362
*12* -232.981598 92.90109657 *13* 74.90952423 19.58262257
*9* 361.9842288 165.144172 Bus37 -536.2122218 34.31144658
B30 -247.805299 -172.1480958
15 : *13*
V= 1.000 pu/349.149kV 23.81 deg
16 : *14*
V= 1.000 pu/351.093kV 29.33 deg
P(MW) Q(Mvar) P(MW) Q(Mvar)
Generation 0 0 Generation 0 0
PQ Load 139 17 PQ Load 283.5 26.9
Z shunt 7.10042E-09 -2.09862E-09 Z shunt -0.050252902 0.055686519
*12* -74.68565675 -62.09715119 *13* 191.5019145 -45.04432709
*14* -189.513417 -25.29300433 *15* 347.6520968 -17.38820271
*15* -139.2062434 -21.16206861 Bus38 -822.6037584 35.47684329
*16* 264.4053171 91.55222413
17 : *15*
V= 1.000 pu/350.043kV 26.90 deg
18 : *16*
V= 1.000 pu/343.801kV 22.05 deg
P(MW) Q(Mvar) P(MW) Q(Mvar)
Generation 0 0 Generation 0 0
PQ Load 206 27.6 PQ Load 281 75.5
Z shunt 5.42993E-10 -1.65798E-10 Z shunt -4.79194E-10 1.67642E-10
*13* 140.0190766 -38.24250536 *13* -263.3089916 -102.0984921
*14* -346.0190766 10.64250536 *17* -17.69100843 26.59849208
19 : *17*
V= 3.419 pu/100kV 22.23 deg
20 : *18*
V= 1.000 pu/343.473kV 23.32 deg
P(MW) Q(Mvar) P(MW) Q(Mvar)
Generation 0 0 Generation 0 0
PQ Load -2.11386E-10 -1.15271E-10 PQ Load 308.6 -92.00000001
Z shunt 3.09755E-08 -1.28882E-08 Z shunt 4.02387E-08 -2.88627E-08
*16* 17.71592433 -52.79722045 *19* -349.9079242 -49.74592442
*23* -224.3573689 53.45605081 *23* 41.30792418 141.7459245
*8* 206.6414446 -0.658830349
21 : *19*
V= 1.000 pu/351.401kV 29.05 deg
22 : *2*
V= 1.000 pu/340.623kV 27.01 deg
P(MW) Q(Mvar) P(MW) Q(Mvar)
Generation 0 0 Generation 0 0
PQ Load 247.5 84.59999998 PQ Load 628 103
Z shunt -0.018713675 0.019414754 Z shunt -5.05465E-09 6.43867E-08
*18* 352.6443995 55.54226461 *3* -628 -103.0000001
*20* -43.96798523 -20.79116224
Bus36 -556.1577006 -119.3705171
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23 : *20*
V= 1.020 pu/345kV 29.24 deg
24 : *21*
V= 1.000 pu/343.569kV 25.35 deg
P(MW) Q(Mvar) P(MW) Q(Mvar)
Generation 0 0 Generation 0 0
PQ Load 6.11624E-08 -3.23621E-08 PQ Load 274 115
Z shunt -1.45459E-05 1.45464E-05 Z shunt 1.52439E-08 -1.34078E-08
*19* 43.9801098 4.971874267 *20* -600.7424083 -154.010726
*21* 603.8169575 177.1475848 *23* 326.7424084 39.01072605
Bus35 -647.7970528 -182.1194736
25 : *22*
V= 0.990 pu/345kV 28.01 deg
26 : *23*
V= 3.410 pu/100kV 23.23 deg
P(MW) Q(Mvar) P(MW) Q(Mvar)
Generation 0 0 Generation 0 0
PQ Load 2.80612E-09 -3.00548E-09 PQ Load -1.77769E-08 1.50927E-09
Z shunt 1.962497637 1.959689527 Z shunt -1.35907E-07 2.7357E-08
*23* 500.6259807 -28.82636134 *17* 224.7408203 -60.34659268
*3* 124.5672804 15.92628748 *18* -41.23951964 -146.2007435
Bus33 -627.1557588 10.94038434 *21* -325.8621047 -47.52951942
*22* -496.5379502 45.57212233
*24* 309.8893536 176.2047333
*4* 329.0094008 32.29999996
27 : *24*
V= 1.000 pu/335.079kV 21.88 deg
28 : *25*
V= 3.325 pu/100kV 22.05 deg
P(MW) Q(Mvar) P(MW) Q(Mvar)
Generation 0 0 Generation 0 0
PQ Load 320 153 PQ Load 5.64414E-09 -2.98067E-09
Z shunt 2.59788E-08 -1.08984E-08 Z shunt -1.01162E-10 -4.06573E-11
*23* -308.6958284 -179.4965753 *24* 11.33844919 -54.71819618
*25* -11.30417166 26.49657534 *26* -276.5284911 34.44302148
*7* 265.1900419 20.2751747
29 : *26*
V= 0.963 pu/345kV 23.51 deg
30 : *27*
V= 1.000 pu/216.656kV 23.37 deg
P(MW) Q(Mvar) P(MW) Q(Mvar)
Generation 0 0 Generation 0 0
PQ Load 1.85371E-09 -6.19114E-10 PQ Load 7.5 88
Z shunt 1.888170771 1.819963094 Z shunt -0.062787219 0.067584529
*1* -285.8966414 -7.767964234 *26* -6.684794955 -45.60098875
*25* 277.2853573 -40.69432439 *28* -0.752417825 -42.46659578
*27* 6.723113364 46.64232553
31 : *28*
V= 0.962 pu/345kV 23.35 deg
32 : *29*
V= 1.000 pu/330.966kV 21.83 deg
P(MW) Q(Mvar) P(MW) Q(Mvar)
Generation 0 0 Generation 0 0
PQ Load 3.25848E-11 -4.10053E-11 PQ Load 233 84
Z shunt 1.882094653 1.814106466 Z shunt -7.36048E-06 7.36186E-06
*1* -361.2465061 -40.01586894 *28* -357.6063491 3.971223172
*27* 0.784960723 43.35097793 *30* 269.3230356 -13.04775459
*29* 358.5794507 -5.149215451 *6* 391.0105364 -26.18414019
Bus31 -535.7272156 -48.73933575
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33 : *3*
V= 0.987 pu/345kV 27.01 deg
34 : *30*
V= 3.307 pu/100kV 20.54 deg
P(MW) Q(Mvar) P(MW) Q(Mvar)
Generation 0 0 Generation 0 0
PQ Load -2.77284E-09 -9.33841E-10 PQ Load -9.46883E-11 -2.36216E-10
Z shunt -0.093002858 0.102869426 Z shunt 2.71856E-09 7.81668E-10
*2* 628.0349096 103.0000001 *29* -268.8497548 10.43601395
*22* -124.4546886 -13.70691885 *31* 268.8497548 -10.43601395
Bus34 -503.4872181 -89.39595064
35 : *31*
V= 1.000 pu/330.445kV 19.89 deg
36 : *4*
V= 1.000 pu/340.968kV 23.23 deg
P(MW) Q(Mvar) P(MW) Q(Mvar)
Generation 0 0 Generation 0 0
PQ Load 522 176 PQ Load 329 32.3
Z shunt 1.03916E-09 -1.18227E-10 Z shunt 2.65799E-07 -3.63504E-08
*30* -268.5348916 7.485547081 *23* -329.0000003 -32.29999996
*5* -13.12872313 -188.1766666
*6* -240.3363853 4.691119543
37 : *5*
V= 3.494 pu/100kV 19.89 deg
38 : *6*
V= 3.309 pu/100kV 21.30 deg
P(MW) Q(Mvar) P(MW) Q(Mvar)
Generation 0 0 Generation 0 0
PQ Load -7.22428E-10 -1.32004E-10 PQ Load 1.44098E-09 -1.05708E-09
Z shunt 3.61544E-11 5.06013E-11 Z shunt 4.75635E-09 1.6073E-09
*31* 13.88637872 167.3311746 *29* -390.6769789 26.47005316
Bus39 -13.88637872 -167.3311746 *31* 240.8408168 -10.10533874
*7* 149.8361621 -16.36471442
39 : *7*
V= 1.000 pu/330.94kV 20.30 deg
40 : *8*
V= 1.000 pu/341.311kV 21.41 deg
P(MW) Q(Mvar) P(MW) Q(Mvar)
Generation 0 0 Generation 0 0
PQ Load 500 184 PQ Load 158 30
Z shunt 5.44376E-10 -3.69742E-10 Z shunt -2.14773E-10 1.13468E-10
*25* -264.5790465 -22.71246432 *17* -206.3369965 -7.14565823
*6* -149.6398941 8.692276127 *9* 48.33699654 -22.85434177
*9* -85.78105941 -169.9798118
41 : *9*
V= 1.000 pu/341.677kV 21.09 deg
P(MW) Q(Mvar)
Generation 0 0
PQ Load 322 2.399999999
Z shunt -2.21745E-10 3.78655E-10
*11* -359.944435 -166.9672243
*7* 86.25294532 158.8850381
*8* -48.30851034 5.682186211
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Generation Report
P(MW) Q(Mvar)
B30 250 190.3096
Bus31 546.8565 133.878
Bus32 650 137.4156
Bus33 632 47.97047
Bus34 508 139.6778
Bus35 650 246.5804
Bus36 560 206.4435
Bus37 540 31.49825
Bus38 830 68.69364
Bus39 1000 375.135
Total 6166.857 1577.602
PQ Load Report
P(MW) Q(Mvar)
Bus31 9.2 4.6
Bus39 1104 250
*1* 1.47E-09 -3.1E-10
*10* 1.53E-10 -6.7E-11
*11* 4.61E-10 -2.1E-10
*12* 224 47.2
*13* 139 17
*14* 283.5 26.9
*15* 206 27.6
*16* 281 75.5
*17* -2.1E-10 -1.2E-10
*18* 308.6 -92
*19* 247.5 84.6
*2* 628 103
*20* 6.12E-08 -3.2E-08
*21* 274 115
*22* 2.81E-09 -3E-09
*23* -1.8E-08 1.51E-09
*24* 320 153
*25* 5.64E-09 -3E-09
*26* 1.85E-09 -6.2E-10
*27* 7.5 88
*28* 3.26E-11 -4.1E-11
*29* 233 84
*3* -2.8E-09 -9.3E-10
*30* -9.5E-11 -2.4E-10
*31* 522 176
*4* 329 32.3
*5* -7.2E-10 -1.3E-10
*6* 1.44E-09 -1.1E-09
*7* 500 184
*8* 158 30
*9* 322 2.4
Total 6096.3 1409.1
1
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APPENDIX B
Simulation Models
This section details some of the simulation models used in this study. MATLAB -
ePLL Model
Following diagram illustrates the e-PLL technique based PMU model (single
phase)
Figure 1: e-PLL Model - MATLAB
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LabVIEW - Quadrature Demodulation Model
Figure 2: Quadrature Demodulation Model - LabVIEW
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APPENDIX C
Real-time stability Assessment Algorithm
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